Isolation Of Cooling Means (e.g., Heat Sink) By An Electrically Insulating Element (e.g., Spacer) Patents (Class 257/717)
-
Patent number: 8681500Abstract: Carbon nanotube material is used in an integrated circuit substrate. According to an example embodiment, an integrated circuit arrangement (100) includes a substrate (110) with a carbon nanotube structure (120) therein. The carbon nanotube structure is arranged in one or more of a variety of manners to provide structural support and/or thermal conductivity. In some instances, the carbon nanotube structure is arranged to provide substantially all structural support for an integrated circuit arrangement. In other instances, the carbon nanotube structure is arranged to dissipate heat throughout the substrate. In still other instances, the carbon nanotube structure is arranged to remove heat from selected portions of the carbon nanotube substrate.Type: GrantFiled: November 4, 2005Date of Patent: March 25, 2014Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventor: Chris Wyland
-
Patent number: 8680673Abstract: The thermal energy transfer techniques of the disclosed embodiments utilize passive thermal energy transfer techniques to reduce undesirable side effects of trapped thermal energy at the circuit level. The trapped thermal energy may be transferred through the circuit with thermally conductive structures or elements that may be produced as part of a standard integrated circuit process. The localized and passive removal of thermal energy achieved at the circuit level rather just at the package level is both more effective and more efficient.Type: GrantFiled: December 21, 2010Date of Patent: March 25, 2014Assignee: STMicroelectronics Pte Ltd.Inventors: Ravi Shankar, Olivier Le Neel
-
Patent number: 8674509Abstract: A packaged semiconductor device comprises a package substrate comprising a first package substrate contact and a second package substrate contact, and a semiconductor die over the package substrate. The semiconductor device further includes electrical connections between signal contact pads of the die and the package substrate, and a heat spreader that comprises a first heat spreader portion which is electrically connected to a first signal contact pad and the first package substrate contact and provides an electrical conduction path and a thermal conduction path. A second heat spreader portion provides an electrical conduction path between a second signal contact pad and the second package substrate contact and a thermal conduction path between the die and package substrate. An insulating layer is positioned between the first and second heat spreader portions.Type: GrantFiled: May 31, 2012Date of Patent: March 18, 2014Assignee: Freescale Semiconductor, Inc.Inventors: Burton J. Carpenter, Leo M. Higgins, III
-
Patent number: 8670239Abstract: A heat-release configuration includes a printed board on which a semiconductor component is mounted, a heat-release plate which is mounted on the semiconductor component, and configured to diffuse heat generated by the semiconductor component; and a supporting clamp which is mounted on the heat-release plate, and configured to fix the heat-release plate to the printed board via a hole provided in the printed board, the supporting clamp including a sectional L-shape in a horizontal direction having two flat surfaces substantially orthogonal to each other, the supporting clamp having on a lower side of each of the flat surfaces a leading end portion which is inserted into the hole of the printed board and a locking claw which is formed in the leading end portion and projects outside the L-shape.Type: GrantFiled: January 6, 2011Date of Patent: March 11, 2014Assignee: Ricoh Company, Ltd.Inventors: Takahiko Hasegawa, Mineyo Takahashi
-
Patent number: 8664759Abstract: An integrated circuit die includes a substrate having an upper surface, at least one active device formed in a first area of the upper surface of the substrate, and a plurality of layers formed on the upper surface of the substrate above the at least one active device. A first stacked heat conducting structure is provided, spanning from a point proximate the first area of the upper surface of the substrate through the plurality of layers. A lateral heat conducting structure is formed above the uppermost layer of the plurality of layers and in thermal contact with the first stacked heat conducting structure. The invention advantageously facilitates the dissipation of heat from the integrated circuit die, particularly from high-power sources or other localized hot spots.Type: GrantFiled: June 22, 2005Date of Patent: March 4, 2014Assignee: Agere Systems LLCInventor: Vivian Ryan
-
Patent number: 8659146Abstract: A method and apparatus are provided for manufacturing a lead frame based, over-molded semiconductor package (7) with an exposed pad or power die flag (70) having multiple integrated THT heat spreader pins (71) configured for insertion into one or more vias (77) formed in a printed circuit board (78). The through hole heat spreader pins (71) may be formed as an integral part of the exposed pad (52) or may be solidly connected with the exposed pad (62).Type: GrantFiled: June 11, 2010Date of Patent: February 25, 2014Assignee: Freescale Semiconductor, Inc.Inventors: Robert Bauer, Anton Kolbeck
-
Patent number: 8659130Abstract: A power module includes: a sealing body including a semiconductor element having a plurality of electrode surfaces, a first conductor plate connected to one electrode surface of the semiconductor element via solder, and a sealing material for sealing the semiconductor element and the first conductor plate, the sealing body having at least a first surface and a second surface on the opposite side of the first surface; and a case for housing the sealing body. The case is configured by a first heat radiation plate opposed to the first surface of the sealing body, a second heat radiation plate opposed to the second surface of the sealing body, and an intermediate member that connects the first heat radiation plate and the second heat radiation plate. The intermediate member has a first thin section having thickness smaller than the thickness of the first heat radiation plate, more easily elastically deformed than the first heat radiation plate, and formed to surround the first heat radiation plate.Type: GrantFiled: April 26, 2011Date of Patent: February 25, 2014Assignee: Hitachi Automotive Systems, Ltd.Inventors: Yusuke Takagi, Kaoru Uchiyama, Tokihito Suwa, Kinya Nakatsu, Takeshi Tokuyama, Shinji Hiramitsu
-
Patent number: 8648462Abstract: A semiconductor power module includes an active element and a passive element serving as semiconductor elements each having a first electrode on a front surface and a second electrode on a back surface thereof, a heat pipe having a first region defined as arrangement parts of the active element and the passive element on its one end side and electrically connected to one of the first and second electrodes of the active element and the passive element arranged in the first region, a cooling fin arranged in a second region defined on the other end side of the heat pipe, and a heat pipe provided to sandwich the active element, the passive element, and the cooling fin arranged on the heat pipe along with the heat pipe and electrically connected to the other of the first and second electrodes of the active element and passive element.Type: GrantFiled: May 24, 2011Date of Patent: February 11, 2014Assignee: Mitsubishi Electric CorporationInventor: Koichi Ushijima
-
Patent number: 8648478Abstract: A heat sink includes a first adhesive layer, and a heat dissipation layer disposed on the first adhesive layer, and has ventilation ports that extend therethrough including through the first adhesive layer and the heat dissipation layer. The heat sink forms an outermost part of a semiconductor package. Thus, when the heat sink is bonded via its adhesive layer to underlying structure during a manufacturing process, the ventilation ports allow air to pass therethrough. As a result, air is not trapped in the form of bubbles between the heat sink and the underlying structure.Type: GrantFiled: June 13, 2011Date of Patent: February 11, 2014Assignee: Samsung Electronics Co., Ltd.Inventors: Jae-Wook Yoo, Kyoung-Sei Choi, Eun-Seok Cho, Mi-Na Choi, Hee-Jung Hwang, Se-Ran Bae
-
Patent number: 8643174Abstract: One or more heating elements are disposed on a semiconductor substrate proximate a temperature sensitive circuit disposed on the substrate (e.g., bandgap circuit, oscillator). The heater element(s) can be controlled to heat the substrate and elevate the temperature of the circuit to one or more temperature points. One or more temperature measurements can be made at each of the one or more temperature points for calibrating one or more reference values of the circuit (e.g., bandgap voltage).Type: GrantFiled: July 3, 2012Date of Patent: February 4, 2014Assignee: Atmel CorporationInventor: Terje Saether
-
Patent number: 8624388Abstract: In a manufacturing method of a package carrier, a substrate including a first metal layer, a second metal layer having a top surface and a bottom surface opposite to each other, and an insulating layer between the first and second metal layers is provided. The second metal layer has a greater thickness than the first metal layer. A first opening passing through the first metal layer and the insulating layer and exposing a portion of the top surface of the second metal layer is formed. The first metal layer is patterned to form a patterned conductive layer. Second openings are formed on the bottom surface of the second metal layer. The second metal layer is divided into thermal conductive blocks by the second openings that do not connect the first opening. A surface passivation layer is formed on the patterned conductive layer and the exposed portion of the top surface.Type: GrantFiled: March 21, 2011Date of Patent: January 7, 2014Assignee: Subtron Technology Co., Ltd.Inventor: Shih-Hao Sun
-
Patent number: 8623707Abstract: To reduce the thermal stresses that may be caused by a difference in thermal expansion coefficients between a molded casing and an active side of a semiconductor device embedded in the molded casing, and thus reduce the number of corresponding failures caused by the thermal stresses, the active side of the semiconductor device is arranged face-down, towards a substrate supporting the semiconductor device. The semiconductor device includes a through via that electrically connects the active side of the semiconductor device to a passive side of the semiconductor device. A wire bond electrically connects the passive side of the semiconductor device to the substrate. To increase the dissipation of heat generated in the semiconductor device, a thermally conductive slug may be disposed in the substrate, and the active side of the semiconductor device may be attached to the thermally conductive slug.Type: GrantFiled: March 26, 2013Date of Patent: January 7, 2014Assignee: Cisco Technology, Inc.Inventors: Andrew V. Kearney, Peng Su
-
Patent number: 8618585Abstract: A semiconductor apparatus according to embodiments of the invention can include a first semiconductor device made of silicon, the first semiconductor devices being arranged collectively, whereby to form a first device group, and a second semiconductor device made of silicon carbide, the second semiconductor devices being arranged collectively, whereby to form a second device group. The apparatus can also include a wiring conductor connecting the first semiconductor device and the second semiconductor device, a cooling fin base comprising a projection formed thereon, whereby to dissipate heat generated from the first and second semiconductor devices, and the projections arranged under the second device group being spaced apart from each other more widely than the projections arranged under the first device group.Type: GrantFiled: July 22, 2011Date of Patent: December 31, 2013Assignee: Fuji Electric Co., Ltd.Inventor: Kenichiro Sato
-
Patent number: 8604606Abstract: Provided are a heat sink package in which a semiconductor package and a heat sink are bound to each other and a method of fabricating the same. The heat sink package includes a heat sink having a cavity on an upper surface thereof; a metal layer formed on the bottom surface of the cavity; a solder paste layer formed on the metal layer; a substrate on the solder paste layer; and a lead and a semiconductor chip mounted on the substrate.Type: GrantFiled: July 28, 2010Date of Patent: December 10, 2013Assignee: Fairchild Korea Semiconductor, Ltd.Inventors: Joo-yang Eom, O-seob Jeon, Seung-won Lim, Seung-yong Choi
-
Patent number: 8592844Abstract: A light-emitting diode device includes a light-emitting diode, a power circuit portion for supplying electric power to the light-emitting diode, and a heat dissipating member for dissipating the heat generated from the light-emitting diode. The heat dissipating member is made of a thermal conductive sheet which contains a plate-like boron nitride particle. The thermal conductivity in a direction perpendicular to the thickness direction of the thermal conductive sheet is 4 W/m·K or more.Type: GrantFiled: January 28, 2011Date of Patent: November 26, 2013Assignee: Nitto Denko CorporationInventors: Seiji Izutani, Kazutaka Hara, Takahiro Fukuoka, Hisae Uchiyama, Hitotsugu Hirano
-
Patent number: 8592241Abstract: A method for fabricating a thin package that encapsulates a capped MEMS device electrically coupled with one or more encapsulated semiconductor devices is provided. A wafer-level packaging methodology is used in which the capped MEMS device is electrically coupled to a package interconnect, which then allows for electrical coupling to the one or more encapsulated semiconductor devices, as well as external connections.Type: GrantFiled: September 28, 2011Date of Patent: November 26, 2013Assignee: Freescale Semiconductor, Inc.Inventors: Scott M. Hayes, Jason R. Wright
-
Patent number: 8592947Abstract: A structure and method of fabricating the structure includes a semiconductor substrate having a top surface defining a horizontal direction and a plurality of interconnect levels stacked from a lowermost level proximate the top surface of the semiconductor substrate to an uppermost level furthest from the top surface. Each of the interconnect levels include vertical metal conductors physically connected to one another in a vertical direction perpendicular to the horizontal direction. The vertical conductors in the lowermost level being physically connected to the top surface of the substrate, and the vertical conductors forming a heat sink connected to the semiconductor substrate. A resistor is included in a layer immediately above the uppermost level. The vertical conductors being aligned under a downward vertical resistor footprint of the resistor, and each interconnect level further include horizontal metal conductors positioned in the horizontal direction and being connected to the vertical conductors.Type: GrantFiled: December 8, 2010Date of Patent: November 26, 2013Assignee: International Business Machines CorporationInventors: Joseph M. Lukaitis, Deborah M. Massey, Timothy D. Sullivan, Ping-Chuan Wang, Kimball M. Watson
-
Patent number: 8587116Abstract: A power semiconductor module is fabricated by providing a base with a metal surface and an insulating substrate comprising an insulation carrier having a bottom side provided with a bottom metallization layer. An insert exhibiting a wavy structure is provided. The insert is positioned between the insulation carrier and metal surface, after which the metal surface is soldered to the bottom side metallization layer and insert by means of a solder packing all interstices between the metal surface and bottom side metallization layer with the solder.Type: GrantFiled: September 30, 2010Date of Patent: November 19, 2013Assignee: Infineon Technologies AGInventors: Olaf Hohlfeld, Reinhold Bayerer
-
Patent number: 8587115Abstract: A heat dissipation substrate including a metal substrate, a metal layer, an insulating material layer and a patterned conductive layer is provided. The metal layer is disposed on the metal substrate and entirely covers the metal substrate. The metal layer has a first metal block and a second metal block surrounding the first metal block. A thickness of the first metal block is greater than a thickness of the second metal block. The insulating material layer is disposed on the second metal block. The patterned conductive layer is disposed on the insulating material layer and on the first metal block.Type: GrantFiled: June 19, 2012Date of Patent: November 19, 2013Assignee: Subtron Technology Co., Ltd.Inventor: Shih-Hao Sun
-
Patent number: 8575756Abstract: Disclosed herein are a power package module and a method for fabricating the same, including: a base substrate; a plurality of high power chips and a plurality of low power chips electrically connected to the base substrate; and a plurality of metal lead plates electrically connecting the plurality of high power chips and the plurality of low power chips to the base substrate.Type: GrantFiled: June 1, 2011Date of Patent: November 5, 2013Assignee: Samsung Electro-Mechanics Co., LtdInventor: Bum Sik Jang
-
Patent number: 8564120Abstract: By providing heat dissipation elements or heat pipes in temperature critical areas of a semiconductor device, enhanced performance, reliability and packing density may be achieved. The heat dissipation elements may be formed on the basis of standard manufacturing techniques and may be positioned in close proximity to individual transistor elements and/or may be used for shielding particular circuit portions.Type: GrantFiled: December 21, 2009Date of Patent: October 22, 2013Assignee: GLOBALFOUNDRIES Inc.Inventors: Anthony Mowry, David Farber, Fred Hause, Markus Lenski
-
Patent number: 8563869Abstract: A circuit board and a semiconductor module with high endurance against thermal cycles, and which is hard to be broken under thermal cycles, even if thick metal circuit board and thick metal heat sink are used, corresponding to high power operation of a semiconductor chip are provided. This circuit board includes, an insulating-ceramic substrate, a metal circuit plate bonded to one face of the insulating-ceramic substrate, a metal heat sink bonded to another face of the insulating-ceramic substrate, wherein (t12?t22)/tc2/K<1.5, where, a thickness of the insulating ceramics substrate is tc, a thickness of the metal circuit plate is t1, a thickness of the metal heat sink is t2, and an internal fracture toughness value of the insulating ceramics substrate is K.Type: GrantFiled: August 17, 2006Date of Patent: October 22, 2013Assignee: Hitachi Metals, Ltd.Inventors: Youichirou Kaga, Hisayuki Imamura, Junichi Watanabe
-
Patent number: 8553417Abstract: Disclosed herein are a heat-radiating substrate and a method of manufacturing the same. The heat-radiating substrate includes: a base substrate with a heat sink, having a groove; an insulating layer formed on the base substrate by performing anodization thereon; and a circuit layer formed on the insulating layer, whereby the heat-radiating substrate with the heat-sink, made of metal material, is manufactured, thereby making it possible to protect devices weak against heat and thus solve the problem in view of reduced life span and degraded reliability.Type: GrantFiled: January 14, 2011Date of Patent: October 8, 2013Assignee: Samsung Electro-Mechanics Co., Ltd.Inventors: Ji Hyun Park, Seog Moon Choi, Young Ki Lee
-
Patent number: 8551860Abstract: Provided are semiconductor devices having through electrodes and methods of fabricating the same. The method includes providing a substrate including top and bottom surfaces facing each other, forming a hole and a gap extending from the top surface of the substrate toward the bottom surface of the substrate, the gap surrounding the hole and being shallower than the hole, filling the hole with an insulating material, forming a metal interconnection line on the top surface of the substrate on the insulating material, recessing the bottom surface of the substrate to expose the insulating material, removing the insulating material to expose the metal interconnection line via the hole, filling the hole with a conductive material to form a through electrode connected to the metal interconnection line, recessing the bottom surface of the substrate again to expose the gap, and forming a lower insulating layer on the bottom surface of the substrate.Type: GrantFiled: August 29, 2012Date of Patent: October 8, 2013Assignee: Samsung Electronics Co., Ltd.Inventors: Sukchul Bang, Kwangjin Moon, Byung Lyul Park, Dosun Lee, Deok-Young Jung, Gilheyun Choi
-
Patent number: 8546937Abstract: A semiconductor devices includes a first die pad having the conductivity connected to one end of a DC power source, a second die pad having the conductivity connected to the other end of the DC power source, a first switching element provided on the first die pad, receiving DC power from the DC power source via the first die pad, and having a terminal opposite to the first die pad connected to a first output terminal, and a second switching element provided on the second die pad, receiving the DC power from the DC power source via the second die pad, and connected to the first output terminal, and having a terminal opposite to the second die pad.Type: GrantFiled: February 23, 2011Date of Patent: October 1, 2013Assignee: Sanken Electric Co., Ltd.Inventors: Osamu Machida, Michiyoshi Izawa
-
Patent number: 8531024Abstract: A semiconductor chip assembly includes a semiconductor device, a heat spreader, a conductive trace, a substrate and an adhesive. The heat spreader includes a post and a base. The conductive trace includes a pad, a terminal, a conductive pattern and first and second vias. The substrate includes the conductive pattern and a dielectric layer. The semiconductor device is electrically connected to the conductive trace and thermally connected to the heat spreader. The post extends upwardly from the base into an opening in the adhesive and an aperture in the substrate, and the base extends laterally from the post. The conductive trace provides signal routing between the pad and the terminal using the conductive pattern and the vias.Type: GrantFiled: April 21, 2011Date of Patent: September 10, 2013Assignee: Bridge Semiconductor CorporationInventors: Charles W. C. Lin, Chia-Chung Wang
-
Patent number: 8531025Abstract: A semiconductor module structure and a method of forming the semiconductor module structure are disclosed. The structure incorporates a die mounted on a substrate and covered by a lid. A thermal compound is disposed within a thermal gap between the die and the lid. A barrier around the periphery of the die extends between the lid and the substrate, contains the thermal compound, and flexes in response to expansion and contraction of both the substrate and the lid during cycling of the semiconductor module. More particularly, either the barrier is formed of a flexible material or has a flexible connection to the substrate and/or to the lid. The barrier effectively contains the thermal compound between the die and the lid and, thereby, provides acceptable and controlled coverage of the thermal compound over the die for heat removal.Type: GrantFiled: May 30, 2007Date of Patent: September 10, 2013Assignee: International Business Machines CorporationInventors: David L. Edwards, Sushumna Iruvanti, Hilton T. Toy, Wei Zou
-
Patent number: 8525317Abstract: An integrated chip package includes at least one semiconductor chip. The at least one semiconductor chip includes a first surface and a second surface. The integrated chip package includes an intermediate substrate. The intermediate substrate is electrically coupled via conductive bumps to the first surface of the at least one semiconductor chip. The intermediate substrate includes at least one capacitor electrically coupled to the at least one semiconductor chip. The at least one capacitor includes a trench capacitor. The integrated chip package includes a package substrate. The package substrate includes a first surface electrically coupled to the intermediate substrate via a plurality of bonding wires.Type: GrantFiled: May 20, 2005Date of Patent: September 3, 2013Assignee: Marvell International Ltd.Inventor: Sehat Sutardja
-
Patent number: 8519409Abstract: The present disclosure relates to structures of LED components that integrate thermoelectric devices with LEDs on LED emitter substrates for cooling the LEDs. The present disclosure also related to methods for integrating LED dies with thermoelectric elements. The LED component includes an LED emitter substrate with a cavity in a downward facing surface of the LED emitter substrate and thermal vias that extend from a bottom of the cavity to an area close to an upward facing surface of the LED emitter substrate. The device also includes thermoelectric elements disposed in the cavity where the thermoelectric elements connect with their corresponding thermal vias. The device further includes a thermoelectric substrate in the cavity to electrically connect to the thermoelectric elements. The device further includes an LED die on the upward facing surface of the LED emitter substrate such that the LED die is opposite the cavity.Type: GrantFiled: November 15, 2010Date of Patent: August 27, 2013Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Chih-Kuang Yu, Hsing-Kuo Hsia
-
Patent number: 8519506Abstract: A galvanic isolation integrated circuit system includes a semiconductor substrate; a layer of thermally conductive material, e.g., CVD nano- or poly-diamond thin film or boron nitride CVD thin film, formed over the semiconductor substrate; a first integrated circuit structure formed over the layer of thermally conductive material; a second integrated circuit structure formed over the layer of thermally conductive material, the second integrated circuit structure being spaced apart from the first integrated circuit structure; and a galvanic isolation structure formed over the layer of thermally conductive material between the first and second integrated circuit structures and connected to the first integrated circuit structure and the second integrated circuit structure.Type: GrantFiled: June 28, 2011Date of Patent: August 27, 2013Assignee: National Semiconductor CorporationInventors: Peter J. Hopper, William French, Ann Gabrys
-
Patent number: 8519530Abstract: Disclosed is a composition, in particular a dispersion, which contains nanofiber material in at least one organic matrix component, said nanofiber material being pre-treated in at least one method step for adjusting the physical properties of the composition.Type: GrantFiled: August 17, 2006Date of Patent: August 27, 2013Assignee: Curamik Electronics GmbHInventors: Ka Chun Tse, Ben Zhong Tang, Ernst Hammel, Xinhe Tang
-
Patent number: 8507940Abstract: The package substrates with through silicon plugs (or vias) described above provide lateral and vertical heat dissipation pathways for semiconductor chips that require thermal management. Designs of through silicon plugs (TSPs) with high duty ratios can most effectively provide heat dissipation. TSP designs with patterns of double-sided combs can provide high duty ratios, such as equal to or greater than 50%. Package substrates with high duty ratios are useful for semiconductor chips that generate large amount of heat. An example of such semiconductor chip is a light-emitting diode (LED) chip.Type: GrantFiled: September 10, 2010Date of Patent: August 13, 2013Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Chen-Hua Yu, Hung-Pin Chang, Yung-Chi Lin, Chia-Lin Yu, Jui-Pin Hung, Chien Ling Hwang
-
Patent number: 8508041Abstract: The present invention discloses a bonding method for a three-dimensional integrated circuit and the three-dimensional integrated circuit thereof. The bonding method comprises the steps of: providing a substrate; depositing a film layer on the substrate; providing a light source to light onto the film layer to form a graphic structure; forming a metal co-deposition layer by a first metal and a second metal that are co-deposited on the film layer; providing a first integrated circuit having the substrate, the film layer and the metal co-deposition layer sequentially; providing a second integrated circuit that having the metal co-deposition layer, the film layer and the substrate sequentially; and the first integrated circuit is bonded with the second integrated circuit at a predetermined temperature to form a three-dimensional integrated circuit.Type: GrantFiled: December 14, 2011Date of Patent: August 13, 2013Assignee: National Chiao Tung UniversityInventors: Kuan-Neng Chen, Sheng-Yao Hsu
-
Patent number: 8503181Abstract: A semiconductor apparatus 10 includes a radiator 30 on which plural semiconductor modules 20 that include semiconductor elements 21 are mounted, the semiconductor apparatus 10 characterized by the radiator 30 including a first main surface 30B and a second main surface 30C configured to be located on the opposite side of the first main surface 30B. Semiconductor module mount-surfaces 30B1, 30B2, 30C1, 30C2 are arranged in the first main surface 30B and the second main surface 30C in a zigzag pattern in cross-sectional view; and the semiconductor modules 20 are mounted onto some or all of the semiconductor module mount-surfaces 30B1, 30B2, 30C1, 30C2.Type: GrantFiled: August 27, 2009Date of Patent: August 6, 2013Assignee: Toyota Jidosha Kabushiki KaishaInventors: Kiyofumi Nakajima, Hiroshi Osada, Yukio Miyachi
-
Patent number: 8502385Abstract: A power semiconductor device has the power semiconductor elements having back surfaces bonded to wiring patterns and surface electrodes, cylindrical communication parts having bottom surfaces bonded on the surface electrodes of the power semiconductor elements and/or on the wiring patterns, a transfer mold resin having concave parts which expose the upper surfaces of the communication parts and cover the insulating layer, the wiring patterns, and the power semiconductor elements. External terminals have one ends inserted in the upper surfaces of the communication parts and the other ends guided upward, and at least one external terminal has, between both end parts, a bent area which is bent in an L shape and is embedded in the concave part of the transfer mold resin.Type: GrantFiled: June 1, 2011Date of Patent: August 6, 2013Assignee: Mitsubishi Electric CorporationInventors: Seiji Oka, Tetsuya Ueda
-
Publication number: 20130154084Abstract: A semiconductor module includes a semiconductor device; a metal plate portion that includes a first surface on a side of the semiconductor device and has a fastening portion at an end thereof; a molded portion that is formed by molding a resin on the semiconductor device and the metal plate portion, a cooling plate portion that is a separate member from the metal plate portion, is provided on a side opposite to the first surface on the side of the semiconductor device, and includes fins on a side opposite to the side of the metal plate portion; wherein the fastening portion of the metal plate portion is exposed out of the molded portion, and the cooling plate portion includes a fastening portion at a position that corresponds to a position of the fastening portion of the metal plate portion.Type: ApplicationFiled: September 2, 2010Publication date: June 20, 2013Applicant: Toyota Jidosha Kabushiki KaishaInventors: Takuya Kadoguchi, Yoshikazu Suzuki, Masaya Kaji, Kiyofumi Nakajima, Tatsuya Miyoshi, Takanori Kawashima, Tomomi Okumura
-
Patent number: 8466486Abstract: The present disclosure provides systems and methods for forming a semiconductor device. The semiconductor device includes a substrate having a first side and a second side opposite the first side. A first heat producing element is formed on the first side of the substrate. A second heat producing element is formed on the first side of substrate co-planar with, but not touching the first heat producing element. A heat spreader is coupled to the second side of the substrate using a thermal interface material. The heat spreader includes a first and second vapor chambers. The first vapor chamber is embedded in the heat spreader substantially opposite the first heat producing element. The second vapor chamber is embedded in the heat spreader substantially opposite the second heat producing element. As an example, the first heat producing element may be a light-emitting diode (LED) and the second heat producing element may be a driver circuit for the LED.Type: GrantFiled: August 27, 2010Date of Patent: June 18, 2013Assignee: TSMC Solid State Lighting Ltd.Inventor: Tsorng-Dih Yuan
-
Patent number: 8455998Abstract: A method and a package for circuit chip package having a bent structure. The circuit chip package includes: a substrate having a first coefficient of thermal expansion (CTE); a circuit chip, having a second CTE, mounted onto the substrate; a metal foil disposed on the circuit chip in thermal contact with the chip; a metal lid having (i) a third CTE that is different from the first CTE and (ii) a bottom edge region, where the metal lid is disposed on the metal foil in thermal contact with the metal foil; and an adhesive layer along the bottom edge of the metal lid, cured at a first temperature, bonding the lid to the substrate, producing an assembly which, at a second temperature, is transformed to a bent circuit chip package.Type: GrantFiled: October 3, 2011Date of Patent: June 4, 2013Assignee: International Business Machines CorporationInventors: Sushumna Iruvanti, Yves Martin, Theodore van Kessel, Xiaojin Wei
-
Patent number: 8450837Abstract: In a hybrid integrated circuit device, a circuit board on which an island portion of a lead is fixedly attached and a control board on which a control element and the like are mounted are disposed in an overlapping manner. The circuit board and the control board are integrally encapsulated with an encapsulating resin. A transistor disposed on an upper surface of the circuit board and a control element mounted on an upper surface of the control board are also covered by the encapsulating resin. Thus, a module in which an inverter circuit and a control circuit are integrally encapsulated with resin is provided.Type: GrantFiled: September 22, 2011Date of Patent: May 28, 2013Assignee: ON Semiconductor Trading, Ltd.Inventors: Shigeki Mashimo, Fumio Horiuchi, Kiyoaki Kudo, Akira Sakurai, Yuhki Inagaki
-
Patent number: 8441122Abstract: A semiconductor device includes a first protection film for covering a first metal wiring. A second protection film is disposed on the first protection film, which is covered with a solder layer. Even if a crack is generated in the second protection film before the solder layer is formed on the second protection film, the crack is restricted from proceeding into the first protection film.Type: GrantFiled: August 17, 2010Date of Patent: May 14, 2013Assignee: Denso CorporationInventors: Daisuke Fukuoka, Takanori Teshima, Kuniaki Mamitsu, Ken Sakamoto, Tetsuo Fujii, Akira Tai, Kazuo Akamatsu, Masayoshi Nishihata
-
Patent number: 8426962Abstract: Provided is a semiconductor device including a heat dissipating fin; an insulating sheet bonded to an upper surface of the heat dissipating fin, with a part of the upper surface being exposed; a heat spreader located on the insulating sheet; a power element located on the heat spreader; and a transfer molding resin located to cover a predetermined surface including the part of the upper surface of the heat dissipating fin, the insulating sheet, the heat spreader and the power element, wherein the upper surface of the heat dissipating fin has a protruding shape and/or recessed shape located so as to bind an edge of the insulating sheet.Type: GrantFiled: May 20, 2011Date of Patent: April 23, 2013Assignee: Mitsubishi Electric CorporationInventors: Taishi Sasaki, Tsuyoshi Takayama, Mikio Ishihara
-
Patent number: 8421219Abstract: A semiconductor component includes a semiconductor element that has a plurality of signals, a wiring board that is disposed below the semiconductor element and that draws the plurality of signals of the semiconductor element, a heat conduction member that dissipates heat generated by the semiconductor element, a joining member that is disposed between the semiconductor element and the heat conduction member and that joins the heat conduction member to the semiconductor element, a support member formed with an opening so as to surround the semiconductor element that supports the heat conduction member, a first adhesive member that is disposed between the support member and the wiring board to bond the support member with the wiring board and a second adhesive member that is disposed between the support member and the heat conduction member to bond the support member with the heat conduction member.Type: GrantFiled: June 28, 2011Date of Patent: April 16, 2013Assignee: Fujitsu LimitedInventors: Tsuyoshi So, Hideo Kubo, Seiji Ueno, Osamu Igawa
-
Patent number: 8421235Abstract: The semiconductor device has a unit stack body including a plurality of units stacked on one another. Each unit includes a power terminal constituted of a lead part and a connection part. The connection part is formed with a projection and a recess. When the units are stacked on one another, the projection of one unit is fitted to the recess of the adjacent unit, so that the power terminals of the respective unit are connected to one another.Type: GrantFiled: June 30, 2011Date of Patent: April 16, 2013Assignee: Denso CorporationInventors: Shigeo Ide, Akihiro Niimi
-
Patent number: 8409930Abstract: A BGA substrate which has a back surface to which a heat radiating plate is attached and an opening for accommodating a relay wiring substrate therein, which is provided in the center of its surface, is used. The relay wiring substrate to which an ASIC chip and a memory chip are flip-chip connected, is bonded to the heat radiating plate in the opening with a thermal conductive bonding material. Further, each of the back surfaces of the ASIC chip and the memory chip is connected to a metal cap for sealing the opening through a thermal conductive material interposed therebetween.Type: GrantFiled: March 25, 2011Date of Patent: April 2, 2013Assignee: Oki Semiconductor Co., Ltd.Inventors: Makoto Terui, Yasushi Shiraishi
-
Patent number: 8405214Abstract: A semiconductor package structure includes: a substrate comprising a plurality of power supply balls on a first surface of the substrate, a first metal conductor on a second surface of the substrate and at least one via coupling a power supply ball to the first metal conductor of the substrate; a die, comprising a plurality of bond pads on a first surface of the die, a first metal conductor on a second surface of the die and at least one via coupling a bond pad to the first metal conductor of the die; and a plurality of first wire bonds for coupling the first metal conductor of the substrate to the first metal conductor of the die.Type: GrantFiled: August 12, 2011Date of Patent: March 26, 2013Assignee: Nanya Technology Corp.Inventors: Aaron Willey, Yantao Ma
-
Publication number: 20130049188Abstract: A semiconductor device has a semiconductor die mounted to a substrate. The semiconductor die and substrate are disposed within a mold chase with a releasing layer disposed over the semiconductor die. A MUF material is deposited around the semiconductor die, releasing layer, and substrate through an opening in the mold chase. The opening in the mold chase is located in an upper mold support of the mold chase. A recess is formed in the MUF material by removing the releasing layer. A TIM is formed in the recess of the MUF material. The TIM is substantially coplanar with the MUF material. A heat spreader is formed over the TIM material. The heat spreader can be formed within the recess of the MUF material over the TIM. A plurality of bumps is formed over a surface of the substrate opposite the semiconductor die.Type: ApplicationFiled: August 25, 2011Publication date: February 28, 2013Applicant: STATS CHIPPAC, LTD.Inventors: DaeSik Choi, OhHan Kim, MinWook Yu
-
Patent number: 8384117Abstract: Provided are a light emitting device package and a lighting system comprising the same. The light emitting device package comprises a package body having a trench, a metal layer within the trench, and a light emitting device over the metal layer.Type: GrantFiled: February 17, 2010Date of Patent: February 26, 2013Assignee: LG Innotek Co., Ltd.Inventors: Yong Seon Song, Kyoung Woo Jo
-
Patent number: 8368208Abstract: In some embodiments, a semiconductor cooling apparatus includes a monolithic array of cooling elements. Each cooling element of the monolithic array of cooling elements is configured to thermally couple to a respective semiconductor element of an array of semiconductor elements. At least two of the semiconductor elements have a different height and each cooling element independently flexes to conform to the height of the respective semiconductor element.Type: GrantFiled: October 1, 2010Date of Patent: February 5, 2013Assignee: Raytheon CompanyInventors: Scott T. Johnson, Shadi S. Merhi
-
Patent number: 8351210Abstract: According to one embodiment, an electronic apparatus includes a housing, a circuit board in the housing, a heat sink, and a fixing portion. The circuit board includes a heating component. The heat sink has a plate shape and faces the heating component. The fixing portion is attached to the heat sink and fixed to the circuit board at least at two points.Type: GrantFiled: October 26, 2010Date of Patent: January 8, 2013Assignee: Kabushiki Kaisha ToshibaInventors: Noboru Nishida, Yuuji Iwasaki
-
Patent number: 8344486Abstract: In a COF of an embodiment of the present invention, the smaller distance to edges of a heat-releasing member an area of the heat-releasing member has, the larger openings the area has. Accordingly, a volume per area (an area per length) of the heat-releasing member decreases toward the edges. The arrangement improves flexibility of the COF. This prevents a stress caused by bending the COF from concentrating at the edges. This makes it possible to prevent a line on an insulating film from being broken. Also, it becomes possible to prevent an anisotropic conductive resin from coming off which is used to bond the COF with a display panel in providing the COF in a display apparatus.Type: GrantFiled: July 7, 2009Date of Patent: January 1, 2013Assignee: Sharp Kabushiki KaishaInventors: Tomokatsu Nakagawa, Yasunori Chikawa, Akiteru Rai, Tatsuya Katoh, Takuya Sugiyama