For Plural Devices Patents (Class 257/723)
-
Patent number: 9397020Abstract: A semiconductor package includes a substrate including a lower plate and an upper plate, a semiconductor chip mounted on a top surface of the substrate, and a mold layer surrounding a sidewall and a bottom surface of the semiconductor chip. The substrate has a mold path including an inner path extending between the lower and upper plates and a mold hole penetrating the upper plate. The mold hole is connected to the inner path. The mold layer extends into the mold path.Type: GrantFiled: August 8, 2014Date of Patent: July 19, 2016Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventor: Jin-Woo Park
-
Patent number: 9397037Abstract: A semiconductor device includes two or more semiconductor elements, a lead with island portions on which the semiconductor elements are mounted, a heat dissipation member for dissipating heat from the island portions, a bonding layer bonding the island portions and the heat dissipation member, and a sealing resin covering the semiconductor elements, the island portions and a part of the heat dissipation member. The bonding layer includes mutually spaced individual regions provided for the island portions, respectively.Type: GrantFiled: March 20, 2014Date of Patent: July 19, 2016Assignee: ROHM CO., LTD.Inventors: Shoji Yasunaga, Akihiro Koga
-
Patent number: 9391044Abstract: A printed wiring board includes a first insulation layer, an electronic component built into the first insulation layer, a second insulation layer having a via conductor and formed on a first surface of the first insulation layer, and a conductive film formed on the first insulation layer on the opposite side with respect to the first surface of the first insulation layer such that the conductive film is positioned to face a back surface of the electronic component. The first insulation layer has a coefficient of thermal expansion which is set higher than a coefficient of thermal expansion of the second insulation layer.Type: GrantFiled: July 30, 2014Date of Patent: July 12, 2016Assignee: IBIDEN CO., LTD.Inventors: Keisuke Shimizu, Yuichi Nakamura, Tsuyoshi Yamaguchi
-
Patent number: 9385083Abstract: An interconnect for electrically coupling pads formed on adjacent chips or on packaging material adjacent the chips, with an electrically conductive heat sink being disposed between the pads, the interconnect comprising a metallic membrane layer disposed between two adjacent pads and disposed or bridging over the electrically conductive heat sink so as to avoid making electrical contact with the electrically conductive heat sink. An electroplated metallic layer is disposed on the metallic membrane layer. Fabrication of interconnect permits multiple interconnects to be formed in parallel using fabrication techniques compatible with wafer level fabrication of the interconnects. The interconnects preferably follow a smooth curve to electrically connect adjacent pads and following that smooth curve they bridge over the intervening electrically conductive heat sink material in a predictable fashion.Type: GrantFiled: May 22, 2015Date of Patent: July 5, 2016Assignee: HRL Laboratories, LLCInventors: Florian G. Herrault, Melanie S. Yajima, Alexandros Margomenos, Miroslav Micovic
-
Patent number: 9377825Abstract: A memory card has a wiring board, four memory chips stacked on a main surface of the wiring board, and a controller chip and an interposer mounted on a surface of the memory chip of the uppermost layer. The memory chips are stacked on the surface of the wiring board so that their long sides are directed in the same direction as that of the long side of the wiring board. The memory chip of the lowermost layer is mounted on the wiring board in a dislocated manner by a predetermined distance in a direction toward a front end of the memory card so as not to overlap the pads of the wiring board. The three memory chips stacked on the memory chip of the lowermost layer are disposed so that their short sides on which pads are formed are located at the front end of the memory card.Type: GrantFiled: June 5, 2014Date of Patent: June 28, 2016Assignee: RENESAS ELECTRONICS CORPORATIONInventors: Minoru Shinohara, Makoto Araki, Michiaki Sugiyama
-
Patent number: 9373593Abstract: A method of manufacturing a semiconductor device, includes providing a multi-chip interconnection substrate having an upper surface and a lower surface, providing a semiconductor chip having a main surface and a back surface, making the back surface of the semiconductor chip and the upper surface of the multi-chip interconnection substrate face each other and mounting the semiconductor chips in the chip mounting areas of the multi-chip interconnection substrate through a bonding adhesive, coupling the electrode pads formed on the main surface of each of the semiconductor chips with the bonding pads formed on the upper surface of the multi-chip interconnection substrate by the conductive wires respectively, forming a resin sealing body by resin-sealing the semiconductor chips, the conductive wires, and the upper surface of the multi-chip interconnection substrate, and forming a plurality of solder balls to be coupled to a plurality of bump lands formed on the lower surface of the multi-chip interconnection subType: GrantFiled: June 8, 2015Date of Patent: June 21, 2016Assignee: Renesas Electronics CorporationInventors: Sadao Nakayama, Yoshihiro Matsuura
-
Patent number: 9370060Abstract: A lighting device includes: a plurality of DC power supply circuits. A plurality of light sources and switching units are connected to each of the DC power supply circuits, the switching units being configured to respectively switch electrical connection between the light sources and said each of the DC power supply circuits. A difference in rated voltage between any two light sources connected to one of the plurality of DC power supply circuits in common is smaller than a difference in rated voltage between two light sources respectively connected to different DC power supply circuits of the plurality of DC power supply circuits.Type: GrantFiled: October 20, 2014Date of Patent: June 14, 2016Assignee: Panasonic Intellectual Property Management Co., Ltd.Inventors: Akinori Hiramatu, Hiroshi Kido, Junichi Hasegawa, Shigeru Ido, Daisuke Ueda
-
Patent number: 9349670Abstract: Semiconductor die assemblies with heat sinks are disclosed herein. In one embodiment, a semiconductor die assembly includes a stack of semiconductor dies and a mold material surrounding at least a portion of the stack of semiconductor dies. A heat sink is disposed on the stack of semiconductor dies and adjacent the mold material. The heat sink includes an exposed surface and a plurality of heat transfer features along the exposed surface that are configured to increase an exposed surface area compared to a planar surface.Type: GrantFiled: August 4, 2014Date of Patent: May 24, 2016Assignee: Micron Technology, Inc.Inventors: Wei Zhou, Zhaohui Ma, Aibin Yu
-
Patent number: 9349681Abstract: Methods and systems for a semiconductor device package with a die to interposer wafer first bond are disclosed and may include bonding a plurality of semiconductor die comprising electronic devices to an interposer wafer, and applying an underfill material between the die and the interposer wafer. Methods and systems for a semiconductor device package with a die-to-packing substrate first bond are disclosed and may include bonding a first semiconductor die to a packaging substrate, applying an underfill material between the first semiconductor die and the packaging substrate, and bonding one or more additional die to the first semiconductor die. Methods and systems for a semiconductor device package with a die-to-die first bond are disclosed and may include bonding one or more semiconductor die comprising electronic devices to an interposer die.Type: GrantFiled: April 28, 2015Date of Patent: May 24, 2016Inventors: Michael G. Kelly, Ronald Patrick Huemoeller, Won Chul Do, David Jon Hiner
-
Patent number: 9343898Abstract: Apparatus and methods disclosed herein implement steady-state and fast transient electronic current limiting through power transistors, including power transistors used as pass elements associated with general purpose drivers. Embodiments herein prevent excessive steady-state current flow through one or more driver pass elements and/or through load elements in series with the pass element(s) via a current sensing and driver preamplifier feedback loop. A transient over-current protection circuit includes a fast transient switch and a transient over-current control circuit. The transient over-current control circuit rectifies one or more transient voltage spikes to create a momentary direct current (DC) voltage power supply (MVS) to power a fast transient driver circuit and to trip the fast transient switch. The fast transient switch discharges a transient pass element input voltage (e.g.Type: GrantFiled: August 20, 2013Date of Patent: May 17, 2016Assignee: TEXAS INSTRUMENTS INCORPORATEDInventor: Sri Navaneethakrishnan Easwaran
-
Patent number: 9343449Abstract: Embodiments of the invention provide an integrated circuit system, which includes a first supporting substrate and a second supporting substrate, a logic chip disposed between the first supporting substrate and the second supporting substrate, and a plurality of memory stacks disposed adjacent to one another on a surface of the logic chip. The logic chip is separated from the first supporting substrate and the second supporting substrate by a distance such that at least a portion of a first memory stack in the plurality of memory stacks extending outwards past a first side edge of the logic chip is supported by the first supporting substrate, and at least a portion of a second memory stack in the plurality of memory stacks extending outwards past a second side edge of the logic chip that is opposite to the first side edge is supported by the second supporting substrate.Type: GrantFiled: July 6, 2012Date of Patent: May 17, 2016Assignee: NVIDIA CorporationInventor: John W. Poulton
-
Patent number: 9332643Abstract: Stacked flex cable assemblies and their manufacture are described. One assembly includes a first flex cable and a second flex cable electrically coupled to the first flex cable. The assembly also includes a connector electrically coupled to the first flex cable. The first flex cable is positioned between the connector and the second flex cable. Other embodiments are described and claimed.Type: GrantFiled: March 15, 2013Date of Patent: May 3, 2016Assignee: INTEL CORPORATIONInventors: Sanka Ganesan, Timothy M. Swettlen, Gary B. Long, Donald T. Tran, Jill D. Murfin, David I. Amir
-
Patent number: 9322845Abstract: A current applying device in which a contact electrode is destroyed firstly when a large current is applied in the event of failure. A probe device is configured by serially connecting a contact body that is to be in contact with the surface of a power semiconductor to apply a current and a pressing body assembly that presses the contact body so as to apply the current to the power semiconductor and is configured so that, when the pressing body power applied to the pressing body assembly is smaller than the withstand power of the pressing body assembly, the contact body power applied to the contact body is larger than the withstand power of the contact.Type: GrantFiled: May 5, 2014Date of Patent: April 26, 2016Assignee: HONDA MOTOR CO., LTD.Inventors: Shigeto Akahori, Nobuo Kambara
-
Patent number: 9321632Abstract: A method for fabricating an integrated circuit device is disclosed. The method includes providing a first substrate; bonding a second substrate to the first substrate, the second substrate including a microeelectromechanical system (MEMS) device; and bonding a third substrate to the first substrate.Type: GrantFiled: March 11, 2014Date of Patent: April 26, 2016Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventor: Ting-Hau Wu
-
Patent number: 9318434Abstract: A plurality of unit MISFET elements connected in parallel with each other to make up a power MISFET are formed in an LDMOSFET forming region on a main surface of a semiconductor substrate. A control circuit that controls a gate voltage of the power MISFET is formed in a driver circuit region on the main surface of the semiconductor substrate. A wiring structure having a plurality of wiring layers made of the same metal material is formed on the semiconductor substrate. The gate electrodes of the plurality of unit MISFET elements formed in the LDMOSFET forming region are electrically connected to each other via gate wirings formed in all of the plurality of wiring layers made of the same metal material.Type: GrantFiled: August 27, 2014Date of Patent: April 19, 2016Assignee: RENSAS ELECTRONICS CORPORATIONInventors: Koujirou Matsui, Takehiko Sakamoto, Kazuyuki Umezu, Tomoaki Uno
-
Patent number: 9318467Abstract: A microelectronic package can include a substrate having first and second opposed surfaces extending in first and second transverse directions and an opening extending between the first and second surfaces and defining first and second distinct parts each elongated along a common axis extending in the first direction, first and second microelectronic elements each having a front surface facing the first surface of the substrate and a column of contacts at the respective front surface, a plurality of terminals exposed at the second surface, and first and second electrical connections aligned with the respective first and second parts of the opening and extending from at least some of the contacts of the respective first and second microelectronic elements to at least some of the terminals. The column of contacts of the first and second microelectronic elements can be aligned with the respective first and second parts of the opening.Type: GrantFiled: December 8, 2014Date of Patent: April 19, 2016Assignee: Invensas CorporationInventors: Belgacem Haba, Wael Zohni
-
Patent number: 9316704Abstract: The present disclosure relates to a MEMS device with a magnetic film disposed on a first substrate, and an associated method of formation. In some embodiments, the magnetic film is disposed on a planar front surface of the first substrate such that depositing and patterning processes of the magnetic film is improved. A sensing gap of a MEMS device associated with the magnetic film is located between the magnetic film and a recessed lateral surface of a second substrate. The second substrate is bonded to the first substrate at front surfaces of the first and second substrate. Forming the magnetic film on the planar front allows for patterning of the magnetic film without leaving unwanted residues of magnetic material. Without the unwanted residue of magnetic material, less contamination from the magnetic material is introduced after dry etching and passivation processes, improving yield and reliability of the MEMS device.Type: GrantFiled: August 20, 2014Date of Patent: April 19, 2016Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Kuei-Sung Chang, Chun-Wen Cheng
-
Patent number: 9313911Abstract: A package substrate includes a main package body including a first principal surface on which an IC is mounted, and a second principal surface, opposed to the first principal surface, on which first bonding materials for mounting are provided. An internal circuit is provided within the main package body and connected to the first bonding materials. A sub-package is arranged on the second principal surface and includes electronic components embedded therein. A thickness direction dimension being the distance from the second principal surface to a portion of the sub-package most distant from the second principal surface, is not more than a thickness direction dimension being the distance from the second principal surface to an edge of the first bonding material at the second principal surface.Type: GrantFiled: November 30, 2012Date of Patent: April 12, 2016Assignee: MURATA MANUFACTURING CO., LTD.Inventors: Atsuyoshi Maeda, Shingo Ito, Satoru Noda
-
Patent number: 9305809Abstract: An integrated circuit packaging system and method of manufacture thereof includes: discrete components coupled to a top trace; vias attached to the top trace separated from the discrete components; a dielectric layer on the top trace, the discrete components, and the vias, includes a component surface formed above the discrete components, with the top trace coplanar with the dielectric layer; and system interconnects coupled to the vias for electrically connecting the top trace, the discrete components, or a combination thereof to the system interconnects.Type: GrantFiled: June 26, 2014Date of Patent: April 5, 2016Assignee: STATS ChipPAC Ltd.Inventors: Emmanuel Espiritu, Allan Pumatong Ilagan, Jeffrey David Punzalan
-
Patent number: 9293426Abstract: A package structure including a capacitor mounted within a cavity in the package substrate is disclosed. The package structure may additionally include a die mounted to a die side surface of the package substrate, and the opposing land side surface of the package substrate may be mounted to a printed circuit board (PCB). The capacitor may be mounted within a cavity formed in the die side surface of the package substrate or the land side surface of the package substrate. Mounting a capacitor within a cavity may reduce the form factor of the package. The die may be mounted within a cavity formed in the die side surface of the package substrate. Solder balls connecting the package to the PCB may be mounted within one or more cavities formed in one or both of the package substrate and the PCB.Type: GrantFiled: September 28, 2012Date of Patent: March 22, 2016Assignee: Intel CorporationInventors: MD Altaf Hossain, Scott A. Gilbert
-
Patent number: 9287204Abstract: A semiconductor device has a plurality of semiconductor die disposed over a carrier. An electrical interconnect, such as a stud bump, is formed over the semiconductor die. The stud bumps are trimmed to a uniform height. A substrate includes a bump over the substrate. The electrical interconnect of the semiconductor die is bonded to the bumps of the substrate while the semiconductor die is disposed over the carrier. An underfill material is deposited between the semiconductor die and substrate. Alternatively, an encapsulant is deposited over the semiconductor die and substrate using a chase mold. The bonding of stud bumps of the semiconductor die to bumps of the substrate is performed using gang reflow or thermocompression while the semiconductor die are in reconstituted wafer form and attached to the carrier to provide a high throughput of the flipchip type interconnect to the substrate.Type: GrantFiled: September 27, 2013Date of Patent: March 15, 2016Assignee: STATS ChipPAC, Ltd.Inventors: KyungMoon Kim, KooHong Lee, JaeHak Yee, YoungChul Kim, Lan Hoang, Pandi C. Marimuthu, Steve Anderson, HunTeak Lee, HeeJo Chi
-
Patent number: 9286960Abstract: According to one embodiment, each memory chip included in a memory package includes a first storage unit that stores therein first information that is n-bit information and is a comparison target of a chip address, and is used for identifying its own memory chip, a second storage unit that stores therein second information for determining an effective bit of the n-bit first information, and a control unit that determines an effective bit of the n-bit first information and an effective bit of the chip address based on the second information.Type: GrantFiled: July 29, 2014Date of Patent: March 15, 2016Assignee: Kabushiki Kaisha ToshibaInventors: Yoshikazu Takeyama, Yuji Nagai
-
Patent number: 9287218Abstract: A chip level EMI shielding structure and manufacture method thereof are provided. The chip level EMI shielding structure includes a semiconductor substrate, at least one ground conductor line, a ground layer, and a connection structure. The ground conductor line is disposed on a first surface of the semiconductor substrate, and the ground layer is disposed on a second surface of the semiconductor substrate. The connection structure is formed on a lateral wall of the semiconductor substrate for connecting the ground conductor lines with the ground layer to form a shielding. With such arrangement, the chip level EMI shielding structure can reduce the chip size and the manufacturing cost.Type: GrantFiled: March 22, 2011Date of Patent: March 15, 2016Assignee: Universal Scientific Industrial (Shanghai) Co., Ltd.Inventor: Ming-Che Wu
-
Patent number: 9275689Abstract: Provided is a semiconductor device capable of increasing the number of signals. A semiconductor device according to an embodiment of the invention includes memories; a controller that designates addresses of the memories; amounting board having lines formed thereon, the lines connecting the controller with the memories; and a first ball group that connects the controller with the lines of the mounting board. A plurality of address lines formed on the mounting board includes an address line formed of a front surface wiring layer, and an address line formed of a back surface wiring layer. In each of the front surface wiring layer and the back surface wiring layer, each of the address lines from first balls of the first ball group is routed in order from a first memory to a fourth memory.Type: GrantFiled: January 16, 2015Date of Patent: March 1, 2016Assignee: Renesas Electronics CorporationInventor: Masahiro Ito
-
Patent number: 9269657Abstract: Flexible stack packages are provided. The flexible stack package includes a first unit package and a second unit package which are sequentially stacked. Each of the first and second unit packages has a fixed area and a floating area. The fixed area of the first unit package is connected and fixed to the fixed area of the second unit package by a fixing part.Type: GrantFiled: November 15, 2013Date of Patent: February 23, 2016Assignee: SK Hynix Inc.Inventor: Jong Hoon Kim
-
Patent number: 9269691Abstract: A semiconductor device has a semiconductor die. The semiconductor die is disposed over a conductive substrate. An encapsulant is deposited over the semiconductor die. A first interconnect structure is formed over the encapsulant. An opening is formed through the substrate to isolate a portion of the substrate electrically connected to the first interconnect structure. A bump is formed over the first interconnect structure. Conductive vias are formed through the encapsulant and electrically connected to the portion of the substrate. A plurality of bumps is formed over the semiconductor die. A first conductive layer is formed over the encapsulant. A first insulating layer is formed over the first conductive layer. A second conductive layer is formed over the first insulating layer and first conductive layer. A second insulating layer is formed over the first insulating layer and second conductive layer. Protrusions extend above the substrate.Type: GrantFiled: June 14, 2013Date of Patent: February 23, 2016Assignee: STATS ChipPAC, Ltd.Inventors: HeeJo Chi, HanGil Shin, NamJu Cho
-
Patent number: 9263563Abstract: In an embodiment, a semiconductor device package includes a bidirectional switch circuit. The bidirectional switch circuit includes a first semiconductor transistor mounted on a first die pad, a second semiconductor transistor mounted on a second die pad, the second die pad being separate from the first die pad, and a conductive connector extending between a source electrode of the first transistor and a source electrode of the second transistor.Type: GrantFiled: October 31, 2013Date of Patent: February 16, 2016Assignee: Infineon Technologies Austria AGInventors: Ralf Otremba, Fabio Brucchi, Franz Stückler, Teck Sim Lee
-
Patent number: 9263636Abstract: A light emitting diode (LED) for achieving an asymmetric light output includes a multilayered structure comprising a p-n junction, where at least one layer of the multilayered structure comprises a surface configured to provide a peak emission in a direction away from a normal to a mounting surface, the surface being a top or bottom surface of the layer.Type: GrantFiled: May 4, 2011Date of Patent: February 16, 2016Assignee: Cree, Inc.Inventors: Eric J. Tarsa, Theodore D. Lowes, Bernd P. Keller
-
Patent number: 9263425Abstract: A semiconductor device includes a laminate, a first semiconductor chip at least partly embedded in the laminate, a second semiconductor chip mounted on a first main surface of the laminate, and a first electrical contact arranged on the first main surface of the laminate. The second semiconductor chip is electrically coupled to the first electrical contact.Type: GrantFiled: December 11, 2013Date of Patent: February 16, 2016Assignee: Infineon Technologies Austria AGInventors: Thorsten Scharf, Petteri Palm, Angela Kessler
-
Patent number: 9263440Abstract: Various embodiments provide a power transistor arrangement, which may include a carrier including at least a main region, a first terminal region and a second terminal region being electrically isolated from each other; a first power transistor having a control electrode, a first power electrode and a second power electrode, and being arranged on the main region of the carrier such that its first power electrode is facing towards and is electrically coupled to the main region of the carrier; a second power transistor having a control electrode, a first power electrode and a second power electrode, and being arranged on the terminal regions of the carrier such that its control electrode and its first power electrode are facing towards the terminal regions, and having its control electrode being electrically coupled to the first terminal region and its first power electrode being electrically coupled to the second terminal region.Type: GrantFiled: February 11, 2013Date of Patent: February 16, 2016Assignee: INFINEON TECHNOLOGIES AUSTRIA AGInventors: Ralf Otremba, Josef Hoeglauer, Juergen Schredl, Xaver Schloegel, Klaus Schiess
-
Patent number: 9257371Abstract: A semiconductor device is reduced in size. The semiconductor device includes a die pad, a plurality of leads arranged around the die pad, a memory chip and a power source IC chip mounted over the die pad, a logic chip mounted over the memory chip, a plurality of down bonding wires for connecting the semiconductor chip to the die pad, a plurality of lead wires for connecting the semiconductor chip to leads, and a plurality of inter-chip wires. Further, the logic chip is arranged at the central part of the die pad in a plan view, and the power source IC chip is arranged in a corner part region of the die pad in the plan view. This reduces the size of the QFN.Type: GrantFiled: March 12, 2015Date of Patent: February 9, 2016Assignee: Renesas Electronics CorporationInventors: Chikako Imura, Koichi Kanemoto
-
Patent number: 9236341Abstract: A silicon interposer includes a plurality of patterned metal layers formed on a silicon wafer portion and a plurality of through-silicon vias extending through the silicon wafer portion. The through-silicon vias have an interdiffusion conductive element.Type: GrantFiled: August 25, 2010Date of Patent: January 12, 2016Assignee: XILINIX, INC.Inventors: Dong W. Kim, Myung-June Lee, Suresh Ramalingam
-
Patent number: 9233836Abstract: A semiconductor device is formed such that a semiconductor substrate of the device has a non-uniform thickness. A cavity is etched at a selected side of the semiconductor substrate, and the selected side is then fusion bonded to another substrate, such as a carrier substrate. After fusion bonding, the side of the semiconductor substrate opposite the selected side is ground to a defined thickness. Accordingly, the semiconductor substrate has a uniform thickness except in the area of the cavity, where the substrate is thinner. Devices that benefit from a thinner substrate, such as an accelerometer, can be formed over the cavity.Type: GrantFiled: December 5, 2014Date of Patent: January 12, 2016Assignee: FREESCALE SEMICONDUCTOR, INC.Inventors: Lisa H. Karlin, Hemant D. Desai, Kemiao Jia
-
Patent number: 9202796Abstract: A semiconductor package offers improved product reliability by supplying a power voltage and a ground voltage to a semiconductor chip in a secured manner using a redistribution layer (RDL) structure. The semiconductor package includes a first semiconductor chip disposed on a substrate, a second semiconductor chip disposed on the first semiconductor chip, a plurality of redistribution lines disposed on the first semiconductor chip and electrically connecting the first semiconductor chip to the second semiconductor chip, and a redistribution wire disposed on the first semiconductor chip and electrically connecting one of the redistribution lines to another.Type: GrantFiled: March 13, 2013Date of Patent: December 1, 2015Assignee: Samsung Electronics Co., Ltd.Inventor: Ji-Woon Park
-
Patent number: 9202794Abstract: A pad structure usable with a semiconductor device may include an insulating layer pattern structure, a plug, and a pad. The insulating layer pattern structure has a plug hole and at least one via hole. The plug is formed in the plug hole. The pad is formed on the insulating layer pattern structure. The pad is electrically connected with the plug and has a lower surface and an uneven upper surface. The lower surface includes a protruded portion inserted into the via hole. The uneven upper surface includes a recessed portion and an elevated portion- to provide high roughness and firm connection.Type: GrantFiled: March 14, 2013Date of Patent: December 1, 2015Assignee: Samsung Electronics Co., Ltd.Inventors: Nam-Gyu Baek, Young-Min Lee
-
Patent number: 9196346Abstract: Memory, systems and devices are disclosed where a non-volatile memory device (such as a Flash memory device) is paired with a LPDRAM memory device or array and configures the LPDRAM by utilizing routines stored in the non-volatile memory executing on a controller or state machine of the either the LPDRAM or non-volatile memory. This allows the configuration of the LPDRAM to be self contained and occur under local control of the controller or state machine of the non-volatile memory (or LPDRAM) utilizing these pre-stored LPDRAM configuration routines, eliminating the need for the system designer to have to account for and configure the LPDRAM and its specific configuration and/or routines with the system processor or operating system.Type: GrantFiled: January 23, 2008Date of Patent: November 24, 2015Assignee: Micron Technology, Inc.Inventor: Frankie F. Roohparvar
-
Patent number: 9194889Abstract: Provided is a probe card including a plurality of unit plates including pad areas and contact probe areas, a plurality of electrode pads formed in the pad areas, a plurality of contact probes formed in the contact probe areas, and a plurality of interconnecting layers electrically connecting the electrode pads and the contact probes. The plurality of unit plates has different sizes and are arranged and laminated so as to expose all the pad areas of each unit plate.Type: GrantFiled: September 7, 2011Date of Patent: November 24, 2015Assignee: KOREA INSTITUTE OF MACHINERY & MATERIALSInventors: Hak Joo Lee, Jung Yup Kim, Jun-Hyub Park
-
Patent number: 9189001Abstract: In general, according to one embodiment, a semiconductor device includes a device main body, a semiconductor substrate. The device main body includes a semiconductor substrate mounting part and a first conductor provided around the semiconductor substrate mounting part. The semiconductor substrate includes a DC-to-DC converter control circuit having a detector to detect at least one of a current flowing through the first conductor and a voltage supplied to the first conductor. The semiconductor substrate is disposed on the semiconductor substrate mounting part so that the detector comes close to the first conductor.Type: GrantFiled: April 26, 2013Date of Patent: November 17, 2015Assignee: Kabushiki Kaisha ToshibaInventors: Hiroshi Saito, Ryo Wada, Yuichi Goto
-
Patent number: 9184362Abstract: An electronic-component mounting structure includes an electronic component which includes a metal substrate, a semiconductor ceramic layer located on the metal substrate, a pair of split electrodes located on the semiconductor ceramic layer, and plating films located on the split electrodes and the metal substrate, and a mounting body on which lands to be connected to the respective split electrodes of the electronic component are provided. The position of a peripheral end portion of each land to be connected to the corresponding split electrode is located farther inside than the position of a peripheral end portion of the split electrode. In addition, a plane area of the land is smaller than that of the split electrode.Type: GrantFiled: August 14, 2013Date of Patent: November 10, 2015Assignee: Murata Manufacturing Co., Ltd.Inventor: Tadamasa Miura
-
Patent number: 9184156Abstract: A plurality of semiconductor chips may be stacked on the substrate, and each of them may include at least one electrode pad. At least one of the plurality of semiconductor chips may include at least one redistribution pad configured to electrically connect with the at least one electrode pad.Type: GrantFiled: September 19, 2014Date of Patent: November 10, 2015Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Hye-Jin Kim, Byung-seo Kim, Sun-Pil Youn
-
Patent number: 9178091Abstract: Methods of fabricating photovoltaic devices include forming a plurality of subcells in a vertically stacked arrangement on a semiconductor material, each of the subcells being formed at a different temperature than an adjacent subcell such that the adjacent subcells have differing effective band-gaps. The methods of fabricating also include inverting the structure, attaching another substrate to a second semiconductor material, and removing the substrate. For example, each of the subcells may comprise a III-nitride material, and each subsequent subcell may include an indium content different than the adjacent subcell. Novel structures may be formed using such methods.Type: GrantFiled: May 26, 2010Date of Patent: November 3, 2015Assignee: SoitecInventors: Chantal Arena, Heather McFelea
-
Patent number: 9172058Abstract: A light emitting structure includes a first hole injection layer, a first organic light emitting layer, a charge generation layer, a second hole injection layer, a second organic light emitting layer, an electron transfer layer, and a blocking member. The light emitting structure has first, second, and third sub-pixel regions. The first organic light emitting layer may be on the first hole injection layer. The charge generation layer may be on the first organic light emitting layer. The second hole injection layer may be on the charge generation layer. The second organic light emitting layer may be on the second hole injection layer. The electron transfer layer may be on the second organic light emitting layer. The blocking member may be at at least one of the first to the third sub-pixel regions.Type: GrantFiled: November 17, 2011Date of Patent: October 27, 2015Assignee: Samsung Display Co., Ltd.Inventors: Sung-Soo Lee, Ok-Keun Song, Se-II Kim
-
Patent number: 9159638Abstract: The invention relates to a bump structure of a semiconductor device. An exemplary structure for a semiconductor device comprises a substrate; a contact pad over the substrate; a passivation layer extending over the substrate and having an opening with a first width over the contact pad; a conductive via within the opening; and a conductive pillar having a second width completely covering the conductive via, wherein a ratio of the first width to the second width is from about 0.15 to 0.55.Type: GrantFiled: May 26, 2011Date of Patent: October 13, 2015Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Kuo-Chin Chang, Yuh Chern Shieh
-
Patent number: 9159656Abstract: Semiconductor die packages are disclosed. An exemplary semiconductor die package includes a premolded substrate. The premolded substrate can have a semiconductor die attached to it, and an encapsulating material may be disposed over the semiconductor die.Type: GrantFiled: September 5, 2013Date of Patent: October 13, 2015Assignee: Fairchild Semiconductor CorporationInventors: Oseob Jeon, Yoonhwa Choi, Boon Huan Gooi, Maria Cristina B. Estacio, David Chong, Tan Teik Keng, Shibaek Nam, Rajeev Joshi, Chung-Lin Wu, Venkat Iyer, Lay Yeap Lim, Byoung-Ok Lee
-
Patent number: 9153686Abstract: In a non-insulated DC-DC converter having a circuit in which a power MOS•FET high-side switch and a power MOS•FET low-side switch are connected in series, the power MOS•FET low-side switch and a Schottky barrier diode to be connected in parallel with the power MOS•FET low-side switch are formed within one semiconductor chip. The formation region SDR of the Schottky barrier diode is disposed in the center in the shorter direction of the semiconductor chip, and on both sides thereof, the formation regions of the power MOS•FET low-side switch are disposed. From the gate finger in the vicinity of both long sides on the main surface of the semiconductor chip toward the formation region SDR of the Schottky barrier diode, a plurality of gate fingers are disposed so as to interpose the formation region SDR between them.Type: GrantFiled: July 24, 2014Date of Patent: October 6, 2015Assignee: RENESAS ELECTRONICS CORPORATIONInventors: Masaki Shiraishi, Tomoaki Uno, Nobuyoshi Matsuura
-
Patent number: 9153863Abstract: Disclosed are methods and devices of microwave/millimeter wave package application.Type: GrantFiled: January 24, 2013Date of Patent: October 6, 2015Assignee: E I DU PONT DE NEMOURS AND COMPANYInventors: Deepukumar M Nair, Michael Arnett Smith, Bradley Thrasher, James M Parisi, Joao Carlos Malerbi, Elizabeth D Hughes
-
Patent number: 9153540Abstract: A system and method for connecting semiconductor dies is provided. An embodiment comprises connecting a first semiconductor die with a first width to a second semiconductor die with a larger second width and that is still connected to a semiconductor wafer. The first semiconductor die is encapsulated after it is connected, and the encapsulant and first semiconductor die are thinned to expose a through substrate via within the first semiconductor die. The second semiconductor die is singulated from the semiconductor wafer, and the combined first semiconductor die and second semiconductor die are then connected to another substrate.Type: GrantFiled: July 22, 2013Date of Patent: October 6, 2015Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Ming-Fa Chen, Chen-Hua Yu, Sen-Bor Jan
-
Patent number: 9153298Abstract: Disclosed are various embodiments related to stacked memory devices, such as DRAMs, SRAMs, EEPROMs, ReRAMs, and CAMs. For example, stack position identifiers (SPIDs) are assigned or otherwise determined, and are used by each memory device to make a number of adjustments. In one embodiment, a self-refresh rate of a DRAM is adjusted based on the SPID of that device. In another embodiment, a latency of a DRAM or SRAM is adjusted based on the SPID. In another embodiment, internal regulation signals are shared with other devices via TSVs. In another embodiment, adjustments to internally regulated signals are made based on the SPID of a particular device. In another embodiment, serially connected signals can be controlled based on a chip SPID (e.g., an even or odd stack position), and whether the signal is an upstream or a downstream type of signal.Type: GrantFiled: June 27, 2012Date of Patent: October 6, 2015Assignee: III Holdings 2, LLCInventor: Michael C. Stephens, Jr.
-
Patent number: 9148974Abstract: A first riser card of an apparatus in an example substantially axially connects with a first serial connection external interface of a printed circuit board (PCB) and at least in part laterally connects with a parallel connection external interface of a first memory module. The first riser card supports the first memory module with avoidance of abutment of the first memory module with a second memory module supported by a second riser card that is adjacent to the first riser card.Type: GrantFiled: December 20, 2011Date of Patent: September 29, 2015Assignee: Hewlett-Packard Development Company, L.P.Inventors: Martin Goldstein, Hau Jiun Chen, Mun Hoong Tai, Choon Pheng Tan
-
Patent number: 9142799Abstract: A light emitting structure includes a first hole injection layer, a first organic light emitting layer, a charge generation layer, a second hole injection layer, a second organic light emitting layer, an electron transfer layer, and a blocking member. The light emitting structure has first, second, and third sub-pixel regions. The first organic light emitting layer may be on the first hole injection layer. The charge generation layer may be on the first organic light emitting layer. The second hole injection layer may be on the charge generation layer. The second organic light emitting layer may be on the second hole injection layer. The electron transfer layer may be on the second organic light emitting layer. The blocking member may be at at least one of the first to the third sub-pixel regions.Type: GrantFiled: November 17, 2011Date of Patent: September 22, 2015Assignee: Samsung Display Co., Ltd.Inventors: Sung-Soo Lee, Ok-Keun Song, Se-II Kim