With Discrete Components Patents (Class 257/724)
-
Patent number: 8680652Abstract: A stack package includes a first semiconductor chip first pads and second pads disposed thereon and a second semiconductor chip having third pads and fourth pads electrically connected with the second pads disposed thereon. Capacitors are interposed between the first semiconductor chip and the second semiconductor chip, and include first electrodes electrically connected with the first pads of the first semiconductor chip, second electrodes electrically connected with the third pads of the second semiconductor chip, and dielectrics interposed between the first electrodes and the second electrodes.Type: GrantFiled: November 28, 2012Date of Patent: March 25, 2014Assignee: SK Hynix Inc.Inventors: Si Han Kim, Myung Geun Park
-
Patent number: 8674497Abstract: According to an exemplary embodiment, a stacked half-bridge package includes a control transistor having a control drain for connection to a high voltage input, a control source coupled to an output terminal, and a control gate for being driven by a driver IC. The stacked half-bridge package also includes a sync transistor having a sync drain for connection to the output terminal, a sync source coupled to a low voltage input, and a sync gate for being driven by the driver IC. A current carrying layer is situated on the sync drain; the control transistor and the sync transistor being stacked on one another, where the current carrying layer provides a high current connection between the sync drain and the control source.Type: GrantFiled: October 21, 2011Date of Patent: March 18, 2014Assignee: International Business Machines CorporationInventors: Eung San Cho, Chuan Cheah, Andrew N. Sawle
-
Patent number: 8669648Abstract: A driver IC which is operated by a power supply system insulated from a control IC is mounted in the vicinity of a switching element on a first conductor pattern. A second conductor pattern connected to a source terminal or an emitter terminal of the switching element is electrically connected to a third conductor pattern on which the driver IC is mounted. A ground terminal of the driver IC is electrically connected to the third conductor pattern, and a drive terminal of the driver IC is electrically connected to a gate terminal or a base terminal of the switching element.Type: GrantFiled: March 7, 2012Date of Patent: March 11, 2014Assignee: Panasonic CorporationInventor: Yoshihiro Tomita
-
Patent number: 8659148Abstract: A method for forming a tileable detector array is presented.Type: GrantFiled: November 30, 2010Date of Patent: February 25, 2014Assignee: General Electric CompanyInventors: John Eric Tkaczyk, Lowell Scott Smith, Charles Edward Baumgartner, Robert Gideon Wodnicki, Rayette Ann Fisher, Charles Gerard Woychik, Robert Stephen Lewandowski
-
Patent number: 8653655Abstract: Of three chips (2A), (2B), and (2C) mounted on a main surface of a package substrate (1) in a multi-chip module (MCM), a chip (2A) with a DRAM formed thereon and a chip (2B) with a flash memory formed thereon are electrically connected to wiring lines (5) of the package substrate (1) through Au bumps (4), and a gap formed between main surfaces (lower surfaces) of the chips (2A), (2B) and a main surface of the package substrate (1) is filled with an under-fill resin (6). A chip (2C) with a high-speed microprocessor formed thereon is mounted over the two chips (2A) and (2B) and is electrically connected to bonding pads (9) of the package substrate (1) through Au wires (8).Type: GrantFiled: August 6, 2013Date of Patent: February 18, 2014Assignee: Renesas Electronics CorporationInventors: Yoshiyuki Kado, Takahiro Naito, Toshihiko Sato, Hikaru Ikegami, Takafumi Kikuchi
-
Patent number: 8653660Abstract: A semiconductor device includes a semiconductor substrate having an upper surface, a lower surface, a first side and a second side, wherein the lower surface has a slope so that the first side is thicker than the second side, and a circuit pattern including a bonding pad on the upper surface of the semiconductor substrate.Type: GrantFiled: February 27, 2013Date of Patent: February 18, 2014Assignee: SK Hynix Inc.Inventor: Jin Ho Bae
-
Patent number: 8653654Abstract: A method of manufacture of an integrated circuit packaging system includes: forming a base assembly having a cavity and a through conductor adjacent to the cavity; connecting a first device to the base assembly with the first device within the cavity; connecting a second device to the base assembly with the second device within the cavity; and connecting an interposer substrate having an exposed external side over the through conductor with the exposed external side facing away from the through conductor and exposed to ambient.Type: GrantFiled: December 16, 2009Date of Patent: February 18, 2014Assignee: Stats Chippac Ltd.Inventors: Harry Chandra, Robert J. Martin, III
-
Patent number: 8653652Abstract: A semiconductor device includes: a case with an opening formed thereat; a semiconductor element housed inside the case; a first conductor plate housed inside the case and positioned at one surface side of the semiconductor element; a second conductor plate housed inside the case and positioned at another surface side of the semiconductor element; a positive bus bar electrically connected to the first conductor plate, through which DC power is supplied; a negative bus bar electrically connected to the second conductor plate, through which DC power is supplied; a first resin member that closes off the opening at the case; and a second resin member that seals the semiconductor element, the first conductor plate and the second conductor plate and is constituted of a material other than a material constituting the first resin member.Type: GrantFiled: August 24, 2010Date of Patent: February 18, 2014Assignee: Hitachi Automotive Systems, Ltd.Inventors: Takeshi Tokuyama, Kinya Nakatsu, Ryuichi Saito, Toshiya Satoh, Hideaki Ishikawa, Nobutake Tsuyuno, Shigeo Amagi
-
Patent number: 8643167Abstract: The present invention relates to a stacked semiconductor package and a method for making the same. The method includes the steps of mounting a plurality of first dice to a wafer by conducting a reflow process; and thinning the wafer from the backside surface of the wafer, thereby reducing manufacturing time and preventing warpage.Type: GrantFiled: December 5, 2011Date of Patent: February 4, 2014Assignee: Advanced Semiconductor Engineering, Inc.Inventors: Chia-Lin Hung, Jen-Chuan Chen, Hui-Shan Chang, Kuo-Pin Yang
-
Patent number: 8637997Abstract: The present invention provides a semiconductor device with an improved yield ratio and reduced height and manufacturing cost; and a method of manufacturing the semiconductor device. According to an aspect of the present invention, there is provided a semiconductor device including a substrate, a semiconductor element that is flip-chip connected to the substrate, and a molding portion that seals the semiconductor element. The side surfaces of the semiconductor element are enclosed by the molding portion. An upper surface of the semiconductor element is not enclosed by the molding portion. Damage to the side surfaces of the semiconductor element caused by an external impact when the semiconductor device is stored is minimized, because the molding portion protects the side surfaces of the semiconductor element. Accordingly, the yield ratio of the semiconductor device is improved.Type: GrantFiled: November 20, 2007Date of Patent: January 28, 2014Assignee: Spansion LLCInventor: Masanori Onodera
-
Patent number: 8633579Abstract: A multi-chip package may include a package substrate, an interposer chip, a first semiconductor chip, a thermal dissipation structure and a second semiconductor chip. The interposer chip may be mounted on the package substrate. The first semiconductor chip may be mounted on the interposer chip. The first semiconductor chip may have a size smaller than that of the interposer chip. The thermal dissipation structure may be arranged on the interposer chip to surround the first semiconductor chip. The thermal dissipation structure may transfer heat in the first semiconductor chip to the interposer chip. The second semiconductor chip may be mounted on the first semiconductor chip. Thus, the heat in the first semiconductor chip may be effectively transferred to the interposer chip through the thermal dissipation line.Type: GrantFiled: August 12, 2011Date of Patent: January 21, 2014Assignee: Samsung Electronics Co., Ltd.Inventors: Un-Byoung Kang, Jong-Joo Lee, Yong-Hoon Kim, Tae-Hong Min
-
Patent number: 8624390Abstract: An electronic device comprises a plurality of integrated circuit dies mounted on different areas of a carrier. The carrier is folded into a plurality of layers, each layer comprising one of the different areas of the carrier and one of the integrated circuit dies, such that the plurality of integrated circuit dies form a stack. Adjacent surfaces of neighboring layers are fixed together, for example by an adhesive layer, and the folded carrier and the integrated circuit dies are embedded in a molded material.Type: GrantFiled: December 8, 2010Date of Patent: January 7, 2014Assignee: ST-Ericsson SAInventor: Nedialko Slavov
-
Patent number: 8624241Abstract: A semiconductor chip includes: a first substrate having a first surface and a second surface facing away from the first surface; a first test through silicon via (TSV) passing through the first substrate from the first surface to the second surface; and a conductive protrusion coupled to the first test TSV and protruding from the second surface.Type: GrantFiled: November 30, 2011Date of Patent: January 7, 2014Assignee: SK Hynix Inc.Inventor: Tac Keun Oh
-
Patent number: 8624286Abstract: According to an embodiment, a semiconductor device including a first body molded with a first resin, a second body molded with the first resin, and a third body molded with a second resin. The first body includes a first light emitting element, a primary lead, a first light receiving element, and a secondary lead. The second body includes a second light emitting element, a primary lead, a second light receiving element, and a secondary lead. The third body includes the first body and the second body. At least one common lead includes the primary leads or the secondary leads, and a portion extending between the first body and the second body, the portion being covered with a first thin film linked to the first body and a second thin film linked to the second body.Type: GrantFiled: August 30, 2012Date of Patent: January 7, 2014Assignee: Kabushiki Kaisha ToshibaInventor: Atsushi Takeshita
-
Patent number: 8624369Abstract: A balance filter packaging chip having a balun mounted therein and a manufacturing method thereof are provided. The balance filter packaging chip includes a device substrate; a balance filter mounted on the device substrate; a bonding layer stacked on a certain area of the device substrate; a packaging substrate having a cavity formed over the balance filter, and combined with the device substrate by the bonding layer; a balun located on a certain area over the packaging substrate; and an insulator layer for passivating the balun. Accordingly, the present invention can reduce an element size and simplify a manufacturing process.Type: GrantFiled: August 23, 2007Date of Patent: January 7, 2014Assignee: Samsung Electronics Co., Ltd.Inventors: Kuang-woo Nam, Yun-kwon Park, In-sang Song, Jea-shik Shin, Seok-mo Chang, Seok-chul Yun
-
Patent number: 8618654Abstract: Embodiments of the present disclosure provide a method that comprises providing a first die having a surface comprising a bond pad to route electrical signals of the first die and attaching the first die to a layer of a substrate. The method further comprises forming one or more additional layers of the substrate to embed the first die in the substrate and coupling a second die to the one or more additional layers, the second die having a surface comprising a bond pad to route electrical signals of the second die. The second die is coupled to the one or more additional layers such that electrical signals are routed between the first die and the second die.Type: GrantFiled: July 15, 2011Date of Patent: December 31, 2013Assignee: Marvell World Trade Ltd.Inventors: Sehat Sutardja, Albert Wu, Scott Wu
-
Patent number: 8618646Abstract: A layered chip package includes a main body. The main body includes a main part, and further includes first terminals and second terminals disposed on the top and bottom surfaces of the main part, respectively. The main part includes first and second layer portions, and through electrodes penetrating them. The through electrodes are electrically connected to the first and second terminals. Each of the layer portions includes a semiconductor chip having a first surface and a second surface opposite thereto, and further includes surface electrodes. The surface electrodes are disposed on a side of the semiconductor chip opposite to the second surface. The first and second layer portions are bonded to each other such that the respective second surfaces face each other. The first terminals are formed by using the surface electrodes of the first layer portion. The second terminals are formed by using the surface electrodes of the second layer portion.Type: GrantFiled: October 12, 2010Date of Patent: December 31, 2013Assignees: Headway Technologies, Inc., Sae Magnetics (H.K.) Ltd.Inventors: Yoshitaka Sasaki, Hiroyuki Ito, Hiroshi Ikejima, Atsushi Iijima
-
Patent number: 8619003Abstract: To provide a semiconductor device in which wireless communication is performed between devices formed over different substrates and connection defects of wirings are reduced. A first device having a first antenna is provided over a first substrate, a second device having a second antenna which can communicate with the first antenna is provided over a second substrate, and the first substrate and the second substrate are bonded to each other to manufacture a semiconductor device. The first substrate and the second substrate are bonded to each other by bonding with a bonding layer interposed therebetween, anodic bonding, or surface activated bonding.Type: GrantFiled: March 24, 2008Date of Patent: December 31, 2013Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Koji Dairiki, Konami Izumi
-
Patent number: 8610277Abstract: A semiconductor device includes a lower structure, an insulation layer, metal contacts, a bridge and a metal pad. The lower structure has a metal wiring. An insulation layer is formed on the lower structure. The metal contacts penetrate the insulation layer to be connected to the metal wiring. The bridge is provided in the insulation layer, the bridge connecting the metal contacts to one another. The metal pad is provided on the insulation layer, the metal pad making contact with the metal contacts.Type: GrantFiled: July 25, 2008Date of Patent: December 17, 2013Assignee: Samsung Electronics Co., Ltd.Inventor: Jin-Man Chang
-
Patent number: 8610264Abstract: A microelectronic assembly includes a substrate and an electrically conductive element. The substrate can have a CTE less than 10 ppm/° C., a major surface having a recess not extending through the substrate, and a material having a modulus of elasticity less than 10 GPa disposed within the recess. The electrically conductive element can include a joining portion overlying the recess and extending from an anchor portion supported by the substrate. The joining portion can be at least partially exposed at the major surface for connection to a component external to the microelectronic unit.Type: GrantFiled: December 8, 2010Date of Patent: December 17, 2013Assignee: Tessera, Inc.Inventors: Vage Oganesian, Belgacem Haba, Ilyas Mohammed, Piyush Savalia, Craig Mitchell
-
Patent number: 8604610Abstract: Power module semiconductor packages that contain a flexible circuit board and methods for making such packages are described. The semiconductor package contain a flexible circuit board, a conductive film on a first portion of the upper surface of the flexible circuit board, a land pad on a second portion of the upper surface of the flexible circuit board, a heat sink on a portion of the bottom surface of the flexible circuit board, a passive component, a discrete device, or an IC device connected to a portion of the conductive film, and a lead of a lead frame connected to the land pad. These packages can have a high degree of design flexibility of the layout of the package and simpler routing designs, reducing the time to design the packages and reducing the costs of the packages. Other embodiments are also described.Type: GrantFiled: June 13, 2012Date of Patent: December 10, 2013Assignee: Fairchild Semiconductor CorporationInventor: Duane A. Hughes
-
Patent number: 8604611Abstract: A semiconductor device package is formed of DBC in which thinned MOSgated and/or diode die are soldered to the bottom of an etched depression in the upper conductive layer. A via in the insulation layer of the DBC is filled with a conductive material to form a resistive shunt. Plural packages may be formed in a DBC card and may be separated individually or in clusters. The individual packages are mounted in various arrays on a support DBC board and heat sink. Integrated circuits may be mounted on the assembly and connected to the die for control of the die conduction.Type: GrantFiled: February 1, 2013Date of Patent: December 10, 2013Assignee: International Rectifier CorporationInventor: Henning M. Hauenstein
-
Patent number: 8606387Abstract: A MIMO optimizer is used to identify tunable process parameters for processing equipment.Type: GrantFiled: January 14, 2011Date of Patent: December 10, 2013Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Po-Feng Tsai, Chia-Tong Ho, Sunny Wu, Jo Fei Wang, Jong-I Mou
-
Patent number: 8604608Abstract: A semiconductor module is disclosed that includes a semiconductor element, a capacitor configured to be electrically connected to the semiconductor element and a heat sink, wherein the semiconductor and the capacitor are stacked with each other via the heat sink, and wherein the semiconductor element is disposed in a position overlapping with the capacitor as viewed from a stack direction.Type: GrantFiled: April 17, 2012Date of Patent: December 10, 2013Assignee: Toyota Jidosha Kabushiki KaishaInventors: Jiro Tsuchiya, Torahiko Sasaki, Makoto Imai, Hideki Tojima, Tadakazu Harada, Tomoaki Mitsunaga
-
Patent number: 8604595Abstract: An electronic component includes lead fingers and a die paddle. A tape pad is mounted below the lead fingers and the die paddle. A first semiconductor chip is bonded onto the tape pad by a layer of first adhesive and a second semiconductor chip is bonded onto the die paddle by a layer of second adhesive. Electrical contacts are disposed between the contact areas of the semiconductors chips and the lead fingers. An encapsulating compound covers part of the lead fingers, the tape pad, the semiconductor chips and the electrical contacts.Type: GrantFiled: August 14, 2008Date of Patent: December 10, 2013Assignee: Infineon Technologies AGInventors: Chee Chian Lim, May Ting Hng
-
Patent number: 8604615Abstract: A stack of semiconductor chips, a semiconductor device, and a method of manufacturing are disclosed. The stack of semiconductor chips may comprise a first chip of the stack, a second chip of the stack over the first chip, conductive bumps, a homogeneous integral underfill material, and a molding material. The conductive bumps may extend between an upper surface of the first chip and a lower surface of the second chip. The homogeneous integral underfill material may be interposed between the first chip and the second chip, encapsulate the conductive bumps, and extend along sidewalls of the second chip. The homogeneous integral underfill material may have an upper surface extending in a direction parallel to an upper surface of the second chip and located adjacent the upper surface of the second chip.Type: GrantFiled: July 1, 2011Date of Patent: December 10, 2013Assignee: Samsung Electronics Co., Ltd.Inventors: Chung-Sun Lee, Jung-Hwan Kim, Tae-Hong Min, Hyun-Jung Song, Sun-Pil Youn
-
Patent number: 8598709Abstract: A method and a system for routing electrical connections are disclosed. A semiconductor device includes a first semiconductor chip and a routing plane having a plurality of routing lines. A first connecting line is electrically coupled to the first semiconductor chip and one of the plurality of routing lines and a second connecting line is electrically coupled to the one of the plurality of routing lines and to one of a second semiconductor chip or a first external contact element.Type: GrantFiled: August 31, 2010Date of Patent: December 3, 2013Assignee: Infineon Technologies AGInventors: Thorsten Meyer, Gottfried Beer, Christian Geissler, Thomas Ort, Klaus Pressel, Bernd Waidhas, Andreas Wolter
-
Patent number: 8598694Abstract: Various embodiments provide a chip-carrier including, a chip-carrier surface configured to carry a first chip from a first chip bottom side, wherein a first chip top side of the first chip is configured above the chip-carrier surface; and at least one cavity extending into the chip-carrier from the chip-carrier surface; wherein the at least one cavity is configured to carry a second chip from a second chip bottom side, wherein a second chip top side of the second chip is substantially level with the first chip top side. The second chip is electrically insulated from the chip-carrier by an electrical insulation material inside the cavity.Type: GrantFiled: November 22, 2011Date of Patent: December 3, 2013Assignee: Infineon Technologies AGInventors: Khalil Hosseini, Joachim Mahler, Anton Prueckl
-
Patent number: 8592969Abstract: A multi-layer substrate has a front face with external pads. An integrated-circuit chip is positioned inside of the multi-layer substrate. An electronic and/or electric component is also positioned inside of the substrate above the integrated-circuit chip. An electrical connection network is formed in the multi-layer substrate to selectively connect the integrated-circuit chip and component together and to the external pads. A first screen is positioned within the multi-layer substrate between the integrated-circuit chip and the electrical connection network, this first screen being connected by vias to the external pads. A second screen is position on a top (external) surface of the multi-layer substrate above the component and electrical connection network, this second screen being connected by vias to the external pads. The integrated-circuit chip is position to be inside the first and second screens.Type: GrantFiled: October 23, 2009Date of Patent: November 26, 2013Assignee: STMicroelectronics (Grenoble) SASInventors: Bruno Dehos, Bruno Lagoguez
-
Patent number: 8592974Abstract: An electronic component includes a high voltage switching transistor encased in a package. The high voltage switching transistor comprises a source electrode, a gate electrode, and a drain electrode all on a first side of the high voltage switching transistor. The source electrode is electrically connected to a conducting structural portion of the package. Assemblies using the abovementioned transistor with another transistor can be formed, where the source of one transistor can be electrically connected to a conducting structural portion of a package containing the transistor and a drain of the second transistor is electrically connected to the second conductive structural portion of a package that houses the second transistor. Alternatively, the source of the second transistor is electrically isolated from its conductive structural portion, and the drain of the second transistor is electrically isolated from its conductive structural portion.Type: GrantFiled: April 30, 2013Date of Patent: November 26, 2013Assignee: Transphorm Inc.Inventor: Yifeng Wu
-
Patent number: 8590136Abstract: A dual backplate MEMS microphone system including a flexible diaphragm sandwiched between two single-crystal silicon backplates may be formed by fabricating each backplate in a separate wafer, and then transferring one backplate from its wafer to the other wafer, to form two separate capacitors with the diaphragm.Type: GrantFiled: August 27, 2010Date of Patent: November 26, 2013Assignee: Analog Devices, Inc.Inventors: Kuang L. Yang, Li Chen, Thomas D. Chen
-
Patent number: 8592310Abstract: In methods of manufacturing a semiconductor device, a substrate having a first surface and a second surface opposite to the first surface is prepared. A sacrificial layer pattern is formed in a region of the substrate that a through electrode will be formed. The sacrificial layer pattern extends from the first surface of the substrate in a thickness direction of the substrate. An upper wiring layer is formed on the first surface of the substrate. The upper wiring layer includes a wiring on the sacrificial layer pattern. The second surface of the substrate is partially removed to expose the sacrificial layer pattern. The sacrificial layer pattern is removed from the second surface of the substrate to form an opening that exposes the wiring. A through electrode is formed in the opening to be electrically connected to the wiring.Type: GrantFiled: September 22, 2011Date of Patent: November 26, 2013Assignee: Samsung Electronics Co., Ltd.Inventors: Byung-Lyul Park, Gil-Heyun Choi, Suk-Chul Bang, Kwang-Jin Moon, Dong-Chan Lim, Deok-Young Jung
-
Patent number: 8593817Abstract: A power semiconductor module is provided in which power semiconductor chips with an aluminum-based chip metallization and power semiconductor chips with a copper-based chip metallization are included in the same module, and operated at different barrier-layer temperatures during use.Type: GrantFiled: September 30, 2010Date of Patent: November 26, 2013Assignee: Infineon Technologies AGInventors: Reinhold Bayerer, Thilo Stolze
-
Patent number: 8592973Abstract: A method of manufacture of an integrated circuit packaging system including: forming a top package including: providing a through silicon via interposer having a through silicon via; coupling a stacked integrated circuit die to the through silicon via, and testing a top package; forming a base package including: providing a substrate, coupling a base integrated circuit die to the substrate, and testing a base package; and coupling a stacked interconnect between the top package and the base package.Type: GrantFiled: October 16, 2009Date of Patent: November 26, 2013Assignee: STATS ChipPAC Ltd.Inventors: HyungSang Park, DeokKyung Yang, DaeSik Choi
-
Patent number: 8587117Abstract: A stacked device includes a plurality of semiconductor chips connected to each other by through electrodes. The same number of through electrodes are included in each of paths extending from a first power source terminal through each of circuit elements formed for the semiconductor chips to a second power source terminal.Type: GrantFiled: April 25, 2012Date of Patent: November 19, 2013Assignee: Elpida Memory, Inc.Inventors: Shinichi Takayama, Kazuo Ono, Tomonori Sekiguchi, Akira Kotabe, Yoshimitsu Yanagawa
-
Patent number: 8581395Abstract: A hybrid integrated circuit device having high mount reliability includes a module substrate which is a ceramic wiring substrate, a plurality of electronic component parts laid out on the main surface of the module substrate, a plurality of electrode terminals laid out on the rear surface of the module substrate, and a cap which is fixed to the module substrate to cover the main surface of the module substrate. The electrode terminals include ones which are aligned along the edges of the module substrate and power voltage supply terminals which are located inner than these electrode terminals. The electrode terminals aligned along the substrate edges are coated, at least in their portions close to the substrate edge, with a protection film having a thickness of several tens micrometers or less. Connection reinforcing terminals consist of a plurality of divided terminals which are independent of each other, and are ground terminals.Type: GrantFiled: June 14, 2012Date of Patent: November 12, 2013Assignee: Renesas Electronics CorporationInventors: Shinji Moriyama, Tomio Yamada
-
Patent number: 8581394Abstract: Disclosed herein is a semiconductor package module. The semiconductor package module includes a circuit substrate having an external connection pattern; electronic components mounted on the circuit substrate; a molding structure having a structure surrounding the circuit substrate so as to seal the electronic components from the external environment; and an external connection structure of which one portion is connected to the external connection pattern and the other portion is exposed to the outside of the molding structure.Type: GrantFiled: October 5, 2010Date of Patent: November 12, 2013Assignee: Samsung Electro-Mechanics Co., LtdInventors: Seung Wook Park, Young Do Kweon, Mi Jin Park
-
Patent number: 8569884Abstract: A microelectronic package includes a subassembly including a first substrate and first and second microelectronic elements having contact-bearing faces facing towards oppositely-facing first and second surfaces of the first substrate and each having contacts electrically connected with the first substrate. The contact-bearing faces of the first and second microelectronic elements at least partially overlie one another. Leads electrically connect the subassembly with a second substrate, at least portions of the leads being aligned with an aperture in the second substrate. The leads can include wire bonds extending through an aperture in the first substrate and joined to contacts of the first microelectronic element aligned with the first substrate aperture. In one example, the subassembly can be electrically connected with the second substrate using electrically conductive spacer elements.Type: GrantFiled: August 15, 2011Date of Patent: October 29, 2013Assignee: Tessera, Inc.Inventors: Belgacem Haba, Wael Zohni, Richard Dewitt Crisp
-
Patent number: 8569881Abstract: A semiconductor device includes a baseplate and a first and a second insulated gate bipolar transistor (IGBT) substrate coupled to the baseplate. The semiconductor device includes a first and a second diode substrate coupled to the baseplate and a first, a second, and a third control substrate coupled to the baseplate. Bond wires couple the first and second IGBT substrates to the first control substrate. Bond wires couple the first and second IGBT substrates to the second control substrate via the first and second diode substrates, and bond wires couple the first and second IGBT substrates to the third control substrate via the second diode substrate.Type: GrantFiled: September 8, 2010Date of Patent: October 29, 2013Assignee: Infineon Technologies AGInventors: Reinhold Spanke, Waleri Brekel, Ivonne Benzler
-
Patent number: 8569882Abstract: A method of manufacture of an integrated circuit packaging system includes: providing a base substrate; mounting a central integrated circuit over the base substrate; mounting a side package having a side package substrate along a peripheral region of the base substrate and laterally peripheral to the central integrated circuit with the side package substrate coplanar with the central integrated circuit; and encapsulating the central integrated circuit and the side package above the base substrate with a base encapsulation to form a planar surface over the central integrated circuit and the side package facing away from the base substrate.Type: GrantFiled: March 24, 2011Date of Patent: October 29, 2013Assignee: Stats Chippac Ltd.Inventors: WonJun Ko, Sungmin Song, Jong Wook Ju, JaEun Yun, Hye Ran Lee
-
Patent number: 8558377Abstract: There is provided a semiconductor package module capable of minimizing a thickness of the module in spite of including an electronic element having a large size. The semiconductor package module includes: a semiconductor package having a shield formed on an outer surface and a side thereof and at least one receiving part provided in a lower surface thereof, the receiving part having a groove shape; and a main substrate having at least one large element and the semiconductor package mounted on one surface thereof, wherein the large element is received in the receiving part of the semiconductor package and is mounted on the main substrate.Type: GrantFiled: November 1, 2011Date of Patent: October 15, 2013Assignee: Samsung Electro-Mechanics Co., Ltd.Inventor: Jin O Yoo
-
Patent number: 8558380Abstract: A semiconductor package includes a first semiconductor chip having first bumps which are projectedly formed thereon; a first copper foil attachment resin covered on the first semiconductor chip to embed the first semiconductor chip, and formed such that a first copper foil layer attached on an upper surface of the first copper foil attachment resin is electrically connected with the first bumps; a second copper foil attachment resin including a second copper foil layer which is electrically connected with the first copper foil layer, and disposed on the first copper foil attachment resin; and a second semiconductor chip embedded in the second copper foil attachment resin in such a way as to face the first semiconductor chip, and having second bumps formed thereon which are electrically connected with the second copper foil layer.Type: GrantFiled: February 3, 2012Date of Patent: October 15, 2013Assignee: SK Hynix Inc.Inventors: Si Han Kim, Woong Sun Lee
-
Patent number: 8558356Abstract: A stable electrical component includes a carrier substrate and a chip (2) mounted thereon. The component has a reactance element and a supporting element, which are at least partly arranged between the carrier substrate and the chip. The reactance element is at least partly realized by means of at least one conductor track. The reactance element includes a coil, a capacitor or a transmission line.Type: GrantFiled: October 27, 2009Date of Patent: October 15, 2013Assignee: EPCOS AGInventors: Juergen Kiwitt, Maximilian Pitschi, Christian Bauer, Robert Koch
-
Patent number: 8546938Abstract: A stacked package and method of manufacture are provided. The stacked package may include a first semiconductor package, a second semiconductor package, plugs and spacers. The second semiconductor package may be stacked on the first semiconductor package. The plugs may electrically connect the first semiconductor to the second semiconductor package. The spacer may be interposed between the first semiconductor package and the second semiconductor package to form a gap between the first semiconductor package and the second semiconductor package, thereby preventing an electrical short between the plugs.Type: GrantFiled: December 6, 2011Date of Patent: October 1, 2013Assignee: Samsung Electronics Co., Ltd.Inventors: Sang-Geun Kim, Dong-Chul Han, Seok Goh, Jeong-Hoon Kim
-
Patent number: 8546191Abstract: In one embodiment, a method of forming a multi-die semiconductor device is provided. A plurality of dice is mounted on a semiconductor substrate, and neighboring ones of the dice are separated by a distance at which a first one of the neighboring dice will contact a meniscus of a flange of the neighboring die during underfill to form a capillary bridge between the neighboring dice. Solder bumps are reflowed to electrically connect contact terminals of the plurality of dice to contact terminals on a top surface of the substrate. Underfill is deposited along one or more edges of one or more of the plurality of dice. As a result of the capillary bridge formed between neighboring dice, flow of underfill is induced between the bottom surfaces of the neighboring dice and the top surface of the substrate. The dispensed underfill is cured.Type: GrantFiled: December 1, 2010Date of Patent: October 1, 2013Assignee: Xilinx, Inc.Inventor: Arifur Rahman
-
Patent number: 8541874Abstract: The semiconductor device 100 comprises a first semiconductor element 113 provided on a face on one side of a flat plate shaped interconnect component 101, an insulating resin 119 covering a face of a side where the first semiconductor element 113 of the interconnect component 101 is provided and a side face of the first semiconductor element 113, and a second semiconductor element 111 provided on a face on the other side of the interconnect component 101. The interconnect component 101 has a constitution where an interconnect layer 103, a silicon layer 105 and an insulating film 107 are sequentially formed. The interconnect layer 103 has a constitution where the interconnect layer 103 has a flat plate shaped insulating component and a conductive component extending through the insulating component. The first semiconductor element 113 is electrically connected with the second semiconductor element 111 through the conductive component.Type: GrantFiled: June 13, 2012Date of Patent: September 24, 2013Assignee: Renesas Electronics CorporationInventor: Yoichiro Kurita
-
Patent number: 8536700Abstract: An electronic package includes a first layer having a first surface, the first layer includes a first device having a first electrical node, and a first contact pad in electrical communication with the first electrical node and positioned within the first surface. The package includes a second layer having a second surface and a third surface, the second layer includes a first conductor positioned within the second surface and a second contact pad positioned within the third surface and in electrical communication with the first conductor. A first anisotropic conducting paste (ACP) is positioned between the first contact pad and the first conductor to electrically connect the first contact pad to the first conductor such that an electrical signal may pass therebetween.Type: GrantFiled: May 5, 2011Date of Patent: September 17, 2013Assignee: General Electric CompanyInventors: James Sabatini, Christopher James Kapusta, Glenn Forman
-
Patent number: 8525355Abstract: There is provided a semiconductor device which includes a primary semiconductor chip 11, a secondary semiconductor chip 12 stacked on the primary semiconductor chip 11, primary external connecting terminals 16 which are electrically connected with the primary semiconductor chip 11 via wires 21, secondary external connecting terminals 17 which are electrically connected with the secondary semiconductor chip 12 via wires 22 and primary and secondary low-elasticity resins 13, 15 which seal the primary and secondary semiconductor chips 11, 12 in such a manner as to cover them.Type: GrantFiled: April 18, 2007Date of Patent: September 3, 2013Assignee: Shinko Electric Industries Co., Ltd.Inventors: Hidenori Takayanagi, Yukiharu Takeuchi, Hiroki Toyazaki, Toshio Gomyo
-
Patent number: 8524534Abstract: Of three chips (2A), (2B), and (2C) mounted on a main surface of a package substrate (1) in a multi-chip module (MCM), a chip (2A) with a DRAM formed thereon and a chip (2B) with a flash memory formed thereon are electrically connected to wiring lines (5) of the package substrate (1) through Au bumps (4), and a gap formed between main surfaces (lower surfaces) of the chips (2A), (2B) and a main surface of the package substrate (1) is filled with an under-fill resin (6). A chip (2C) with a high-speed microprocessor formed thereon is mounted over the two chips (2A) and (2B) and is electrically connected to bonding pads (9) of the package substrate (1) through Au wires (8).Type: GrantFiled: June 26, 2012Date of Patent: September 3, 2013Assignee: Renesas Electronics CorporationInventors: Yoshiyuki Kado, Takahiro Naito, Toshihiko Sato, Hikaru Ikegami, Takafumi Kikuchi
-
Patent number: 8525328Abstract: The disclosure relates to a power device package structure. By employing the metal substrate of the power device package structure serve as a bottom electrode of a capacitor, the capacitor is integrated into the power device package structure. A dielectric material layer and a upper metal layer sequentially disposed on the metal substrate.Type: GrantFiled: July 14, 2011Date of Patent: September 3, 2013Assignee: Industrial Technology Research InstituteInventors: Jiin-Shing Perng, Min-Lin Lee, Shinn-Juh Lai, Huey-Ru Chang