Ion Lithographic Process (epo) Patents (Class 257/E21.032)
-
Patent number: 10727061Abstract: An exemplary method includes forming a hard mask layer over an integrated circuit layer and implanting ions into a first portion of the hard mask layer without implanting ions into a second portion of the hard mask layer. An etching characteristic of the first portion is different than an etching characteristic of the second portion. After the implanting, the method includes annealing the hard mask layer. After the annealing, the method includes selectively etching the second portion of the hard mask layer, thereby forming an etching mask from the first portion of the hard mask layer. The method can further include using the etching mask to pattern the integrated circuit layer.Type: GrantFiled: April 6, 2018Date of Patent: July 28, 2020Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTDInventors: Tsung-Lin Yang, Hua Feng Chen, Kuei-Shun Chen, Min-Yann Hsieh, Po-Hsueh Li, Shih-Chi Fu, Yuan-Hsiang Lung, Yan-Tso Tsai
-
Patent number: 10381333Abstract: Light emitting assemblies comprise a plurality of Light Emitting Diode (LED) dies arranged and attached to common substrate to form an LED array having a desired optimum packing density. The LED dies are wired to one another and are attached to landing pads on the substrate for receiving power from an external electrical source via an interconnect device. The assembly comprises a lens structure, wherein each LED die comprises an optical lens disposed thereover that is configured to promote optimal light transmission. Each optical lens has a diameter that is between about 1.5 to 3 times the size of a respective LED die, and is shaped in the form of a hemisphere. Fillet segments are integral with and interposed between the adjacent optical lenses, and provide sufficient space between adjacent optical lenses so that the diameters of adjacent optical lenses do not intersect with one another.Type: GrantFiled: June 26, 2018Date of Patent: August 13, 2019Assignee: Bridgelux, Inc.Inventors: Wenhui Zhang, Tao Tong, Zhengqing Gan
-
Patent number: 8993358Abstract: A method for depositing a layer of phosphor-containing material on a plurality of LED dies includes disposing a template with a plurality of openings on an adhesive tape and disposing each of a plurality of LED dies in one of the plurality of openings of the template. The method also includes disposing a stencil over the template and the plurality of LED dies. The stencil has a plurality of openings configured to expose a top surface of each of the LED dies. Next, a phosphor-containing material is disposed on the exposed top surface of each the LED dies. The method further includes removing the stencil and the template.Type: GrantFiled: December 28, 2011Date of Patent: March 31, 2015Assignee: LedEngin, Inc.Inventors: Zequn Mei, Xiantao Yan
-
Patent number: 8900892Abstract: A method for depositing a layer of phosphor-containing material on a plurality of LED (light-emitting diode) dies on a wafer includes disposing a layer of dry photoresist film over a plurality of LED dies on a wafer, disposing a mask layer over the dry photoresist film, and patterning the dry photoresist film to form a plurality of openings in the dry photoresist film to expose a top surface of each of the LED dies. The method also includes depositing a phosphor-containing material on the exposed top surface of each the LED dies using a screen printing process, and removing the patterned dry photoresist film.Type: GrantFiled: March 15, 2013Date of Patent: December 2, 2014Assignee: LedEngin, Inc.Inventors: Zequn Mei, Xianto Yan
-
Patent number: 8772067Abstract: The purpose of the present invention is to obtain a finer texture for a silicon substrate having a textured surface and thereby obtain a thinner silicon substrate for a solar cell. The invention provides a silicon substrate that has a thickness of 50 [mu]m or less and substrate surface orientation (111), and that has a textured surface on which a texture has been formed. Such a silicon substrate is produced by a process comprising a step (A) for preparing a silicon substrate that preferably has a thickness of 50 [mu]m or less and substrate surface orientation (111), and a step (B) for texturing by blowing etching as comprising a fluorine-containing gas onto the surface of the prepared silicon substrate.Type: GrantFiled: April 13, 2012Date of Patent: July 8, 2014Assignee: Panasonic CorporationInventors: Ichiro Nakayama, Tsuyoshi Nomura, Tomohiro Okumura, Mitsuo Saitoh, Hiroshi Tanabe, Yukiya Usui
-
Patent number: 8399268Abstract: A method for depositing a layer of phosphor-containing material on a plurality of LED dies includes disposing a template with a plurality of openings on an adhesive tape and disposing each of a plurality of LED dies in one of the plurality of openings of the template. The method also includes forming a patterned dry film photoresist layer over the template and the plurality of LED dies. The photoresist layer has a plurality of openings configured to expose a top surface of each of the LED dies. Next, a phosphor-containing material is disposed on the exposed top surface of each the LED dies. The method further includes removing the photoresist layer and the template.Type: GrantFiled: December 28, 2011Date of Patent: March 19, 2013Assignee: LedEngin, Inc.Inventors: Zequn Mei, Xiantao Yan
-
Patent number: 8316745Abstract: Techniques are here disclosed for a solar cell pre-processing method and system for annealing and gettering a solar cell semiconductor wafer having an undesirably high dispersion of transition metals, impurities and other defects. The process forms a surface contaminant layer on the solar cell semiconductor (e.g., silicon) wafer. A surface of the semiconductor wafer receives and holds impurities, as does the surface contaminant layer. The lower-quality semiconductor wafer includes dispersed defects that in an annealing process getter from the semiconductor bulk to form impurity cluster toward the surface contaminant layer. The impurity clusters form within the surface contaminant layer while increasing the purity level in wafer regions from which the dispersed defects gettered. Cooling follows annealing for retaining the impurity clusters and, thereby, maintaining the increased purity level of the semiconductor wafer in regions from which the impurities gettered.Type: GrantFiled: August 26, 2011Date of Patent: November 27, 2012Assignee: Calisolar Inc.Inventors: Fritz G. Kirscht, Kamel Ounadjela, Jean Patrice Rakotoniaina, Dieter Linke
-
Patent number: 8178951Abstract: There is provided a compound semiconductor substrate prepared by forming a point defect in an inside structure thereof by implanting an electrically-neutral impurity with energy of 0.1 to 10 MeV on a surface of the substrate. When the compound semiconductor is undoped, electrical resistance increases to increase insulating properties, and when the compound semiconductor is doped with an n-type dopant, the impurity is implanted and charge concentration of the substrate increases to increase conductive properties. In accordance with the present invention, the various electrical properties needed for the compound semiconductor can be effectively controlled by increasing the insulating properties of the undoped compound semiconductor or by increasing the charge concentration of the n-type compound semiconductor, and the application range to various devices can be expanded.Type: GrantFiled: November 15, 2007Date of Patent: May 15, 2012Assignee: Samsung Corning Precision Materials Co., Ltd.Inventors: Young Zo Yoo, Hyun Min Shin, Jun Sung Choi
-
Patent number: 8008107Abstract: Techniques are here disclosed for a solar cell pre-processing method and system for annealing and gettering a solar cell semiconductor wafer having an undesirably high dispersion of transition metals, impurities and other defects. The process forms a surface contaminant layer on the solar cell semiconductor (e.g., silicon) wafer. A surface of the semiconductor wafer receives and holds impurities, as does the surface contaminant layer. The lower-quality semiconductor wafer includes dispersed defects that in an annealing process getter from the semiconductor bulk to form impurity cluster toward the surface contaminant layer. The impurity clusters form within the surface contaminant layer while increasing the purity level in wafer regions from which the dispersed defects gettered. Cooling follows annealing for retaining the impurity clusters and, thereby, maintaining the increased purity level of the semiconductor wafer in regions from which the impurities gettered.Type: GrantFiled: December 30, 2006Date of Patent: August 30, 2011Assignee: Calisolar, Inc.Inventors: Fritz Kirscht, Kamel Ounadjela, Jean Patrice Rakotoniana, Dieter Linke
-
Patent number: 7871849Abstract: A method for manufacturing a photoelectric conversion device typified by a solar cell, having an excellent photoelectric conversion characteristic with a silicon semiconductor material effectively utilized. The point is that the surface of a single crystal semiconductor layer bonded to a supporting substrate is irradiated with a pulsed laser beam to become rough. The single crystal semiconductor layer is irradiated with the pulsed laser beam in an atmosphere containing an inert gas and oxygen so that the surface thereof is made rough. With the roughness of surface of the single crystal semiconductor layer, light reflection is suppressed so that incident light can be trapped. Accordingly, even when the thickness of the single crystal semiconductor layer is equal to or greater than 0.1 ?m and equal to or less than 10 ?m, path length of incident light is substantially increased so that the amount of light absorption can be increased.Type: GrantFiled: February 1, 2010Date of Patent: January 18, 2011Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventor: Yasuyuki Arai
-
Patent number: 7727846Abstract: It is an object of the present invention is to provide a method of manufacturing an SOI substrate provided with a single-crystal semiconductor layer which can be practically used even when a substrate having a low heat-resistant temperature, such as a glass substrate or the like, is used, and further, to manufacture a semiconductor device with high reliability by using such an SOI substrate. A semiconductor layer which is separated from a semiconductor substrate and bonded to a supporting substrate having an insulating surface is irradiated with electromagnetic waves, and the surface of the semiconductor layer is subjected to polishing treatment. At least part of a region of the semiconductor layer is melted by irradiation with electromagnetic waves, and a crystal defect in the semiconductor layer can be reduced. Further, the surface of the semiconductor layer can be polished and planarized by polishing treatment.Type: GrantFiled: June 16, 2008Date of Patent: June 1, 2010Assignee: Semiconductor Energy Laboratory Co., LtdInventors: Hideto Ohnuma, Ryota Imahayashi, Yoichi Iikubo, Kenichiro Makino, Sho Nagamatsu
-
Patent number: 7674647Abstract: A method for manufacturing a photoelectric conversion device typified by a solar cell, having an excellent photoelectric conversion characteristic with a silicon semiconductor material effectively utilized. The point is that the surface of a single crystal semiconductor layer bonded to a supporting substrate is irradiated with a pulsed laser beam to become rough. The single crystal semiconductor layer is irradiated with the pulsed laser beam in an atmosphere containing an inert gas and oxygen so that the surface thereof is made rough. With the roughness of surface of the single crystal semiconductor layer, light reflection is suppressed so that incident light can be trapped. Accordingly, even when the thickness of the single crystal semiconductor layer is equal to or greater than 0.1 ?m and equal to or less than 10 ?m, path length of incident light is substantially increased so that the amount of light absorption can be increased.Type: GrantFiled: November 25, 2008Date of Patent: March 9, 2010Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventor: Yasuyuki Arai
-
Patent number: 7666800Abstract: Methods of patterning features of semiconductor devices and methods of processing and fabricating semiconductor devices are disclosed. In one embodiment, a method of processing a semiconductor device includes forming first sidewall spacers on a first hard mask, removing the first hard mask, and forming a first material layer over the first sidewall spacers. A second hard mask is formed over the first material layer and the first sidewall spacers. Second sidewall spacers are formed on the second hard mask, and the second hard mask is removed. At least the first sidewall spacers are patterned using the second sidewall spacers as a mask.Type: GrantFiled: February 13, 2008Date of Patent: February 23, 2010Assignee: Infineon Technologies AGInventors: Sajan Marokkey, Alois Gutmann, Klaus Herold, Chandrasekhar Sarma
-
Patent number: 7534685Abstract: A method for fabrication of a monolithically integrated SOI substrate capacitor has the steps of: forming an insulating trench (14), which reaches down to the insulator (11) and surrounds a region (13?) of the monocrystalline silicon (13) of a SOI structure, doping the monocrystalline silicon region, forming an insulating, which can be nitride, layer region (17?) on a portion of the monocrystalline silicon region, forming a doped silicon layer region (18) on the insulating layer region (17?), and forming an insulating outside sidewall spacer (61) on the monocrystalline silicon region, where the outside sidewall spacer surrounds the doped silicon layer region to provide an isolation between the doped silicon layer region and exposed portions of the monocrystalline silicon region. The monocrystalline silicon region (13?), the insulating layer region (17?), and the doped silicon layer region (18) constitute a lower electrode, a dielectric, and an upper electrode of the capacitor.Type: GrantFiled: September 1, 2006Date of Patent: May 19, 2009Assignee: Infineon Technologies AGInventor: Ted Johansson
-
Patent number: 7115525Abstract: Different sized features in the array and in the periphery of an integrated circuit are patterned on a substrate in a single step. In particular, a mixed pattern, combining two separately formed patterns, is formed on a single mask layer and then transferred to the underlying substrate. The first of the separately formed patterns is formed by pitch multiplication and the second of the separately formed patterns is formed by conventional photolithography. The first of the separately formed patterns includes lines that are below the resolution of the photolithographic process used to form the second of the separately formed patterns. These lines are made by forming a pattern on photoresist and then etching that pattern into an amorphous carbon layer. Sidewall pacers having widths less than the widths of the un-etched parts of the amorphous carbon are formed on the sidewalls of the amorphous carbon. The amorphous carbon is then removed, leaving behind the sidewall spacers as a mask pattern.Type: GrantFiled: September 2, 2004Date of Patent: October 3, 2006Assignee: Micron Technology, Inc.Inventors: Mirzafer K. Abatchev, Gurtej Sandhu, Luan Tran, William T. Rericha, D. Mark Durcan
-
Patent number: 7067435Abstract: The present invention provides a method for etching a substrate 100. The method includes conducting a first etch through a dielectric layer 130 located over an etch-stop layer 140, the dielectric layer having a photoresist layer 170 located thereover and the first etch being selective to the etch-stop layer 140. A second etch different from the first etch is conducted on the etch-stop layer 120, the second etch including nitrogen and at least one fluorocarbon gas, such that the ratio of nitrogen to carbon in the etchant is greater than about 5:1.Type: GrantFiled: September 29, 2004Date of Patent: June 27, 2006Assignee: Texas Instruments IncorporatedInventor: William W. Dostalik