Using Diffusion Into Or Out Of Solid From Or Into Solid Phase, E.g., Doped Oxide Layer (epo) Patents (Class 257/E21.468)
-
Patent number: 9721805Abstract: Structures and formation methods of a semiconductor device structure are provided. The method includes forming first and second fin structures over a semiconductor substrate. Each of the first and second fin structures has an upper portion and a lower portion. The method also includes forming a phosphosilicate glass (PSG) layer surrounding the upper and lower portions of the first fin structure. The method further includes doping the PSG layer to form a doped PSG layer. In addition, the method includes forming a borosilicate glass (BSG) layer surrounding the upper and lower portions of the second fin structure. The BSG layer extends over the doped PSG layer. The method also includes forming an isolation layer over the BSG layer. The method further includes partially etching the isolation layer, the BSG layer and the doped PSG layer to expose the upper portions of the first and second fin structures.Type: GrantFiled: July 29, 2016Date of Patent: August 1, 2017Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.Inventors: Chia-Hui Lee, Chen-Wei Pan, Yi-Wei Chiu, Tzu-Chan Weng
-
Patent number: 8829514Abstract: Disclosed herein is a thin film transistor, which includes a metal oxide semiconductor layer, an insulating layer, a gate electrode, a source electrode and a drain electrode. The metal oxide semiconductor layer includes a channel region having at least one first region and a second region. The first region has an oxygen vacancy concentration greater than an oxygen vacancy concentration of the second region. The second region surrounds the first region. A method for manufacturing the thin film transistor is disclosed as well.Type: GrantFiled: December 11, 2012Date of Patent: September 9, 2014Assignee: E Ink Holdings Inc.Inventors: Hsiao-Wen Zan, Chuang-Chuang Tsai, Chun-Hung Liao, Wei-Tsung Chen
-
Patent number: 8797303Abstract: This disclosure provides systems, methods and apparatus for fabricating thin film transistor devices. In one aspect, a substrate having a source region, a drain region, and a channel region between the source region and the drain region is provided. The substrate also includes an oxide semiconductor layer, a first dielectric layer overlying the channel region, and a first metal layer on the dielectric layer. A second metal layer is formed on the oxide semiconductor layer overlying the source region and the drain region. The oxide semiconductor layer and the second metal layer are treated to form a heavily doped n-type oxide semiconductor in the oxide semiconductor layer overlying the source region and the drain region. An oxide in the second metal layer also can be formed.Type: GrantFiled: March 21, 2011Date of Patent: August 5, 2014Assignee: QUALCOMM MEMS Technologies, Inc.Inventors: Cheonhong Kim, John Hyunchul Hong, Yaoling Pan
-
Patent number: 8748240Abstract: Oxygen vacancies in an oxide semiconductor film and the vicinity of the oxide semiconductor film are reduced and electric characteristics of a transistor including the oxide semiconductor film are improved. Further, a highly reliable semiconductor device including the transistor including the oxide semiconductor film is provided. In the transistor including the oxide semiconductor film, at least one insulating film in contact with the oxide semiconductor film contains excess oxygen. By the excess oxygen included in the insulating film in contact with the oxide semiconductor film, oxygen vacancies in the oxide semiconductor film and the vicinity of the oxide semiconductor film can be reduced. Note that the insulating film including the excess oxygen has a profile of the excess oxygen concentration having two or more local maximum values in the depth direction.Type: GrantFiled: December 13, 2012Date of Patent: June 10, 2014Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventor: Shunpei Yamazaki
-
Patent number: 8703593Abstract: A method of forming an integrated circuit includes providing a semiconductor wafer including a semiconductor fin dispatched on a surface of the semiconductor wafer; forming a dopant-rich layer having an impurity on a top surface and sidewalls of the semiconductor fin, wherein the impurity is of n-type or p-type; performing a knock-on implantation to drive the impurity into the semiconductor fin; and removing the dopant-rich layer.Type: GrantFiled: June 14, 2013Date of Patent: April 22, 2014Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Chun Hsiung Tsai, Chien-Tai Chan, Mao-Rong Yeh, Da-Wen Lin
-
Patent number: 8659110Abstract: A single-junction photovoltaic cell includes a doped layer comprising a dopant diffused into a semiconductor substrate; a patterned conducting layer formed on the doped layer; a semiconductor layer comprising the semiconductor substrate located on the doped layer on a surface of the doped layer opposite the patterned conducting layer; and an ohmic contact layer formed on the semiconductor layer.Type: GrantFiled: February 28, 2013Date of Patent: February 25, 2014Assignee: International Business Machines CorporationInventors: Stephen W. Bedell, Keith E. Fogel, Devendra Sadana, Davood Shahrjerdi, Norma E. Sosa Cortes, Brent A. Wacaser
-
Patent number: 8642412Abstract: An object is to provide a semiconductor device with stable electric characteristics in which an oxide semiconductor is used. An impurity such as hydrogen or moisture (e.g., a hydrogen atom or a compound containing a hydrogen atom such as H2O) is eliminated from an oxide semiconductor layer with use of a halogen element typified by fluorine or chlorine, so that the impurity concentration in the oxide semiconductor layer is reduced. A gate insulating layer and/or an insulating layer provided in contact with the oxide semiconductor layer can be formed to contain a halogen element. In addition, a halogen element may be attached to the oxide semiconductor layer through plasma treatment under an atmosphere of a gas containing a halogen element.Type: GrantFiled: October 18, 2010Date of Patent: February 4, 2014Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Shunpei Yamazaki, Kunihiko Suzuki, Masahiro Takahashi
-
Patent number: 8633097Abstract: A method for forming a single-junction photovoltaic cell includes forming a dopant layer on a surface of a semiconductor substrate; diffusing the dopant layer into the semiconductor substrate to form a doped layer of the semiconductor substrate; forming a metal layer over the doped layer, wherein a tensile stress in the metal layer is configured to cause a fracture in the semiconductor substrate; removing a semiconductor layer from the semiconductor substrate at the fracture; and forming the single junction photovoltaic cell using the semiconductor layer. A single-junction photovoltaic cell includes a doped layer comprising a dopant diffused into a semiconductor substrate; a patterned conducting layer formed on the doped layer; a semiconductor layer comprising the semiconductor substrate located on the doped layer on a surface of the doped layer opposite the patterned conducting layer; and an ohmic contact layer formed on the semiconductor layer.Type: GrantFiled: February 26, 2010Date of Patent: January 21, 2014Assignee: International Business Machines CorporationInventors: Stephen W. Bedell, Norma E. Sosa Cortes, Keith E. Fogel, Devendra Sadana, Davood Shahrjerdi, Brent A. Wacaser
-
Publication number: 20130023087Abstract: To provide an oxide semiconductor film including a low-resistance region, which can be applied to a transistor. To provide a transistor including the oxide semiconductor film, which can perform at high speed. To provide a high-performance semiconductor device including the transistor including the oxide semiconductor film, which can perform at high speed, with high yield. A film having a reducing property is formed over the oxide semiconductor film. Next, part of oxygen atoms are transferred from the oxide semiconductor film to the film having a reducing property. Next, an impurity is added to the oxide semiconductor film through the film having a reducing property and then, the film having a reducing property is removed, so that a low-resistance region is formed in the oxide semiconductor film.Type: ApplicationFiled: July 12, 2012Publication date: January 24, 2013Applicant: SEMICONDUCTOR ENERGY LABORATORY CO., LTD.Inventors: Shunpei YAMAZAKI, Shinji OHNO, Yuichi SATO, Junichi KOEZUKA, Sachiaki TEZUKA
-
Patent number: 8324089Abstract: Compositions for forming doped regions in semiconductor substrates, methods for fabricating such compositions, and methods for forming doped regions using such compositions are provided. In one embodiment, a dopant-comprising composition comprises a conductivity-determining type impurity dopant, a silicate carrier, a solvent, and a moisture adsorption-minimizing component. In another embodiment, a dopant-comprising composition comprises a conductivity-determining type impurity dopant, a silicate carrier, a solvent, and a high boiling point material selected from the group consisting of glycol ethers, alcohols, and combinations thereof. The high boiling point material has a boiling point of at least about 150° C.Type: GrantFiled: July 20, 2010Date of Patent: December 4, 2012Assignee: Honeywell International Inc.Inventors: Roger Yu-Kwan Leung, Wenya Fan, Jan Nedbal
-
Publication number: 20120242627Abstract: This disclosure provides systems, methods and apparatus for fabricating thin film transistor devices. In one aspect, a substrate having a source region, a drain region, and a channel region between the source region and the drain region is provided. The substrate also includes an oxide semiconductor layer, a first dielectric layer overlying the channel region, and a first metal layer on the dielectric layer. A second metal layer is formed on the oxide semiconductor layer overlying the source region and the drain region. The oxide semiconductor layer and the second metal layer are treated to form a heavily doped n-type oxide semiconductor in the oxide semiconductor layer overlying the source region and the drain region. An oxide in the second metal layer also can be formed.Type: ApplicationFiled: March 21, 2011Publication date: September 27, 2012Applicant: QUALCOMM MEMS TECHNOLOGIESInventors: Cheonhong Kim, John Hyunchul Hong, Yaoling Pan
-
Publication number: 20120153295Abstract: Radiation detector. The detector includes an ionic junction having an ionically bonded wide band gap material having a first region dominated by positively charged ionic defects in intimate contact with a second region dominated by negatively charged ionic defects forming depleted regions on both sides of the junction resulting in a built-in electric field. The detector also includes an ionic junction having a first ionically bonded wide band gap material dominated by positively charged ionic defects in intimate contact with a second ionically bonded wide band gap material dominated by negatively charged ionic defects forming depleted regions on both sides of the junction resulting in a built-in electric field. Circuit means are provided to establish a voltage across the junction so that radiation impinging upon the junction will cause a current to flow in the circuit.Type: ApplicationFiled: February 25, 2011Publication date: June 21, 2012Applicant: Massachusetts Institute of TechnologyInventors: Harry L. Tuller, Sean R. Bishop
-
Patent number: 8138072Abstract: Semiconductor structures and methods of manufacture semiconductors are provided which relate to transistors. The method of forming a transistor includes thermally annealing a selectively patterned dopant material formed on a high-k dielectric material to form a high charge density dielectric layer from the high-k dielectric material. The high charge density dielectric layer is formed with thermal annealing-induced electric dipoles at locations corresponding to the selectively patterned dopant material.Type: GrantFiled: July 9, 2009Date of Patent: March 20, 2012Assignee: International Business Machines CorporationInventors: Brent A. Anderson, Edward J. Nowak
-
Publication number: 20120040495Abstract: A transistor with superior electric characteristics is manufactured. An oxide insulating film is formed over a substrate, an oxide semiconductor film is formed over the oxide insulating film, heat treatment is then conducted at a temperature at which hydrogen contained in the oxide semiconductor film is desorbed and part of oxygen contained in the oxide insulating film is desorbed, then the heated oxide semiconductor film is etched into a predetermined shape to form an island-shaped oxide semiconductor film, a pair of electrodes is formed over the island-shaped oxide semiconductor film, a gate insulating film is formed over the pair of electrodes and the island-shaped oxide semiconductor film, and a gate electrode is formed over the gate insulating film.Type: ApplicationFiled: August 4, 2011Publication date: February 16, 2012Applicant: SEMICONDUCTOR ENERGY LABORATORY CO., LTD.Inventors: Kosei NODA, Toshinari SASAKI
-
Patent number: 8035196Abstract: The present invention provides a method of forming a bipolar transistor. The method includes doping a silicon layer with a first type of dopant and performing a first implant process to implant dopant of a second type opposite the first type in the silicon layer. The implanted dopant has a first dopant profile in the silicon layer. The method also includes performing a second implant process to implant additional dopant of the second type in the silicon layer. The additional implanted dopant has a second dopant profile in the silicon layer different than the first dopant profile. The method further includes growing an insulating layer formed over the silicon layer by consuming a portion of the silicon layer and the first type of dopant.Type: GrantFiled: April 2, 2008Date of Patent: October 11, 2011Assignee: Zarlink Semiconductor (US) Inc.Inventors: Thomas J. Krutsick, Christopher J. Speyer
-
Patent number: 8022502Abstract: A nonvolatile memory element comprises a first electrode layer (103), a second electrode (107), and a resistance variable layer (106) which is disposed between the first electrode layer (103) and the second electrode layer (107), a resistance value of the resistance variable layer varying reversibly according to electric signals having different polarities which are applied between the electrodes (103), (107), wherein the resistance variable layer (106) has a first region comprising a first oxygen-deficient tantalum oxide having a composition represented by TaOx (0<x<2.5) and a second region comprising a second oxygen-deficient tantalum oxide having a composition represented by TaOy (x<y<2.5), the first region and the second region being arranged in a thickness direction of the resistance variable layer.Type: GrantFiled: March 26, 2008Date of Patent: September 20, 2011Assignee: Panasonic CorporationInventors: Yoshihiko Kanzawa, Koji Katayama, Satoru Fujii, Shunsaku Muraoka, Koichi Osano, Satoru Mitani, Ryoko Miyanaga, Takeshi Takagi, Kazuhiko Shimakawa
-
Patent number: 7955928Abstract: A CMOS FinFET device and a method of manufacturing the same using a three dimensional doping process is provided. The method of forming the CMOS FinFET includes forming fins on a first side and a second side of a structure and forming spacers of a dopant material having a first dopant type on the fins on the first side of the structure. The method further includes annealing the dopant material such that the first dopant type diffuses into the fins on the first side of the structure. The method further includes protecting the first dopant type from diffusing into the fins on the second side of the structure during the annealing.Type: GrantFiled: March 30, 2009Date of Patent: June 7, 2011Assignee: International Business Machines CorporationInventors: Kevin K. Chan, Zhibin Ren, Xinhui Wang
-
Patent number: 7807556Abstract: A method for doping impurities into a device layer includes providing a carbonized dopant layer including one or more dopant impurities over a device layer and heat treating the carbonized dopant layer to thermally diffuse the dopant impurities into the device layer.Type: GrantFiled: December 5, 2006Date of Patent: October 5, 2010Assignee: General Electric CompanyInventors: Greg Thomas Dunne, Jesse Berkley Tucker, Stanislav Ivanovich Soloviev, Zachary Matthew Stum
-
Patent number: 7727845Abstract: An ultra shallow junction (USJ) FET device and method for forming the same with improved control over SDE or LDD doped region interfaces to improve device performance and reliability is provided, the method including providing a semiconductor substrate; forming a gate structure comprising a gate dielectric, an overlying gate electrode, and first offset spacers adjacent either side of the gate electrode; forming at least one doped semiconductor layer comprising dopants over a respective source and drain region adjacent the respective first offset spacers; forming second offset spacers adjacent the respective first offset spacers; and, thermally treating the at least one semiconductor layer to cause out-diffusion of the dopants to form doped regions in the semiconductor substrate.Type: GrantFiled: October 24, 2005Date of Patent: June 1, 2010Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Chih-Hao Wang, Yen-Ping Wang, Steve Ming Ting, Yi-Chun Huang
-
Publication number: 20080204635Abstract: A thin film is formed by depositing a wide bandgap semiconductor material on a substrate by oblique physical vapor deposition to form a thin film structure. The thin film structure is transparent, electrically conductive, and birefringent.Type: ApplicationFiled: September 22, 2006Publication date: August 28, 2008Inventors: Andy Christopher Van Popta, Kenneth David Harris, Michael Julian Brett
-
Publication number: 20070224838Abstract: A method for improving mobility by bending a silicon island. Oxygen diffuses and reacts down a first axis of a pFET or NFET. This results in a partial oxidation of a buried-oxide/silicon island interface. The partial oxidation produces a thickness variation in the silicon island that creates a stress along the first axis. The stress along the first axis produces an increase in carrier mobility. Oxidation along a second, perpendicular, axis is inhibited to prevent a decrease in carrier mobility. The partial oxidation may be incorporated in SOI and STI based process flows. In addition, a dual-gate oxidation process may further enhance the observed increase in carrier mobility.Type: ApplicationFiled: March 27, 2006Publication date: September 27, 2007Applicant: Honeywell International Inc.Inventors: Eric Vogt, Paul Fechner
-
Publication number: 20070190761Abstract: The present invention concerns new methods of fabricating a silicon material comprising phosphorus. The methods allow high levels of phosphorus to be combined with the silicon. In one aspect of the invention a sample of phosphorus is surrounded with a sample of silicon. At least some of the phosphorus is then vaporised and caused to interact with the silicon.Type: ApplicationFiled: December 15, 2004Publication date: August 16, 2007Applicant: PSIMEDICA LIMITEDInventors: John Dunkley, Brett Telford, Stephen Connor
-
Patent number: 7115476Abstract: A method of manufacturing a semiconductor device includes forming a mask layer on a semiconductor substrate, etching the semiconductor substrate using the mask layer as a mask, thereby forming a semiconductor pillar, doping an impurity into the semiconductor substrate, thereby forming a first source/drain region in part of the semiconductor substrate, which is located under the semiconductor pillar, forming a gate insulating film on the semiconductor substrate, which contacts a side surface of the semiconductor pillar, forming a gate electrode on a side surface of the gate insulating film, forming a first insulating layer on the gate electrode, which contacts a side surface of the semiconductor pillar, and doping the impurity into the first insulating layer, thereby forming a second source/drain region in part of the semiconductor pillar, which is located on a side surface of the first insulating layer.Type: GrantFiled: August 11, 2005Date of Patent: October 3, 2006Assignee: Kabushiki Kaisha ToshibaInventor: Takashi Izumida