Assembly Of Devices Consisting Of Solid-state Components Formed In Or On A Common Substrate; Assembly Of Integrated Circuit Devices (epo) Patents (Class 257/E21.705)
-
Publication number: 20120241915Abstract: A semiconductor device has a leadframe with first and second opposing surfaces and a plurality of notched fingers. The leadframe is mounted to a carrier. A first semiconductor die is mounted over the carrier between the notched fingers. Conductive TSVs are formed through the first semiconductor die. A bond wire is formed between a first contact pad on the first semiconductor die and notched finger. The conductive TSV are electrically connected to the bond wires. An encapsulant is deposited over the first semiconductor die and notched fingers. Bumps are formed over the first surface of the leadframe. The carrier is removed and the leadframe is singulated. The leadframe and first semiconductor die is mounted to a substrate. A second semiconductor die is mounted to a second contact pad on the first semiconductor die. A third semiconductor die is mounted to the second surface of the leadframe.Type: ApplicationFiled: March 22, 2011Publication date: September 27, 2012Applicant: STATS CHIPPAC, LTD.Inventors: Henry D. Bathan, Zigmund R. Camacho, Jairus L. Pisigan
-
Publication number: 20120241936Abstract: A method of manufacture of an integrated circuit packaging system includes: providing a base substrate having a base substrate top side; mounting a base integrated circuit over the base substrate top side, the base integrated circuit having an active side opposite an inactive side with the inactive side facing the base substrate top side; attaching a peripheral interconnect to the base substrate top side and a device peripheral pad of the base integrated circuit at the active side; mounting an interposer over the base integrated circuit and the peripheral interconnect, the interposer having an interposer top side and a window; and attaching a central interconnect to the interposer top side and a device central pad of the base integrated circuit at the active side, the central interconnect through the window.Type: ApplicationFiled: March 21, 2011Publication date: September 27, 2012Inventors: JinGwan Kim, KyuWon Lee, MoonKi Jeong, SunYoung Chun, JiHoon Oh
-
Publication number: 20120241980Abstract: A method of manufacture of an integrated circuit packaging system includes: providing a base substrate; mounting a central integrated circuit over the base substrate; mounting a side package having a side package substrate along a peripheral region of the base substrate and laterally peripheral to the central integrated circuit with the side package substrate coplanar with the central integrated circuit; and encapsulating the central integrated circuit and the side package above the base substrate with a base encapsulation to form a planar surface over the central integrated circuit and the side package facing away from the base substrate.Type: ApplicationFiled: March 24, 2011Publication date: September 27, 2012Inventors: WonJun Ko, Sungmin Song, Jong Wook Ju, JaEun Yun, Hye Ran Lee
-
Patent number: 8264075Abstract: Method and apparatus are provided for semiconductor device packages. In an example, an apparatus can include a first semiconductor device, a ground pad situated on an uppermost portion of the first semiconductor device and configured to electrically couple portions of the first semiconductor device to aground potential, and a second semiconductor device having at least a portion in electrical communication with an uppermost face of the first semiconductor device through a first electrically-conductive adhesive. In an example, the first electrically-conductive adhesive can be electrically coupled to the ground bond pad on the first semiconductor device.Type: GrantFiled: November 19, 2010Date of Patent: September 11, 2012Assignee: Atmel CorporationInventor: Ken M. Lam
-
Publication number: 20120223422Abstract: To reduce the radio frequency (RF) losses associated with high RF loss plating, such as, for example, Nickel/Palladium/Gold (Ni/Pd/Au) plating, an on-die passive device, such as a capacitor, resistor, or inductor, associated with a radio frequency integrated circuit (RFIC) is placed in an RF upper signal path with respect to the RF signal output of the RFIC. By placing the on-die passive device in the RF upper signal path, the RF current does not directly pass through the high RF loss plating material of the passive device bonding pad.Type: ApplicationFiled: March 3, 2011Publication date: September 6, 2012Applicant: Skyworks Solutions, Inc.Inventors: Weimin Sun, Peter J. Zampardi, Hongxiao Shao
-
Publication number: 20120217644Abstract: A semiconductor device has a plurality of semiconductor die mounted to a carrier. An encapsulant is deposited over the carrier around a peripheral region of the semiconductor die. A plurality of vias is formed through the encapsulant. A first conductive layer is conformally applied over a sidewall of the vias to form conductive vias. A second conductive layer is formed over a first surface of the semiconductor die between the conductive vias and contact pads of the semiconductor die. The first and second conductive layers can be formed during the same manufacturing process. A third conductive layer is formed over a second surface of the semiconductor die opposite the first surface of the semiconductor die. The third conductive layer is electrically connected to the conductive vias. A plurality of semiconductor die is stacked and electrically connected through the conductive vias and second and third conductive layers.Type: ApplicationFiled: February 24, 2011Publication date: August 30, 2012Applicant: STATS CHIPPAC, LTD.Inventor: Reza A. Pagaila
-
Publication number: 20120211867Abstract: A die package having a vertical stack of dies and side-mounted circuitry and methods for making the same are disclosed, for use in an electronic device. The side-mounted circuitry is mounted to a vertical surface of the stack, as opposed to a top surface or adjacent of the stack to reduce the volume of the NVM package.Type: ApplicationFiled: February 17, 2011Publication date: August 23, 2012Applicant: Apple Inc.Inventor: Nicholas Seroff
-
Patent number: 8247845Abstract: Semiconductor devices, methods of manufacturing thereof, and methods of arranging circuit components of an integrated circuit are disclosed. In one embodiment, a semiconductor device includes an array of a plurality of devices arranged in a plurality of rows. At least one electrostatic discharge (ESD) protection circuit or a portion thereof is disposed in at least one of the plurality of rows of the array of the plurality of devices.Type: GrantFiled: January 28, 2008Date of Patent: August 21, 2012Assignee: Infineon Technologies AGInventors: Uwe Paul Schroeder, David Alvarez
-
Patent number: 8222723Abstract: An electronic module including a conductive-pattern layer; an insulating-material layer supporting the conductive-pattern layer; and at least one component inside the insulating-material layer is disclosed. The component includes a first surface and contact zones on the first surface. The electronic module further includes a first hardened adhesive layer on the first surface of the component; a second hardened adhesive layer in contact with the conductive-pattern layer and the first hardened adhesive layer; holes in the first and second hardened adhesive layer at the locations of the contact zones; and conductive material in the holes and in electrical connection with the contact zones of the component and the conductive-pattern layer.Type: GrantFiled: February 3, 2010Date of Patent: July 17, 2012Assignee: Imbera Electronics OyInventors: Risto Tuominen, Petteri Palm
-
Publication number: 20120178212Abstract: A novel three dimensional wafer stack and the manufacturing method therefor are provided. The three dimensional wafer stack includes a first wafer having a first substrate and a first device layer having thereon at least one chip, a second wafer disposed above the first wafer and having a second substrate, and at least one pedestal arranged between and extending from the first substrate to the second substrate. The pedestal arranged in the device layer is used for preventing the low-k materials existing in the device layer from being damaged by the stresses.Type: ApplicationFiled: March 20, 2012Publication date: July 12, 2012Applicant: INDUSTRIAL TECHNOLOGY RESEARCH INSTITUTEInventors: Chi-Shih Chang, Ra-Min Tain, Shyi-Ching Liau, Wei-Chung Lo, Rong-Shen Lee
-
Publication number: 20120176193Abstract: A driver for a semiconductor chip, the driver having a drain wire with a first end and a second end and p and n-type transistors each with a source, gate and drain. The source of the p-type transistors connected to a positive power supply line, the source of the n-type transistors connected to a ground power supply line. The gates of the p and n-type transistors connected to a first and second input signals respectively. The drains of the p and n-type transistors connected to the drain wire. The p and n-type transistors arranged so that a difference between a number of n-type transistors connected to the drain wire and a number of p-type transistors connected to the drain wire between the first end of the drain wire and all distances along the drain wire being less than two.Type: ApplicationFiled: January 10, 2011Publication date: July 12, 2012Applicant: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Renjeng CHIANG, Yung-Chow PENG
-
Publication number: 20120178214Abstract: An integrated circuit assembly is fabricated on a metal substrate strip in an array format that has raised circuitry pattern formed by photolithographic and metal etching processes. The circuitry pattern is formed on one side of the metal substrate only. The raised circuitry's etch depth extends partially through the metal substrate. Die attachment can be performed using a non-conductive material applied directly onto and around the raised circuitry features directly under the die. After wirebond and molding processes, the molded metal substrate strip assembly is processed through a metal etching process to remove the metal substrate portion that is exposed beyond the mold cap. A solder mask coating can be applied to protect the metal circuitry and to define the package pad opening to form Land-Grid-Array (LGA) packages. Solder balls can also be attached to form Ball-Grid-Array (BGA) packages.Type: ApplicationFiled: March 21, 2012Publication date: July 12, 2012Applicant: ATMEL CORPORATIONInventor: Ken Lam
-
Publication number: 20120164792Abstract: A method of manufacturing a modular semiconductor subassembly: providing at least one semiconductor subassembly having a modular sidewall element of modular dimensions and a semiconductor substrate base element coupled to the modular sidewall element that has at least one semiconductor element with a layout sized to be accommodated by modular dimensions of the modular sidewall element. If a modular package protective cover is to be used: providing the modular package protective cover configured to accommodate the semiconductor subassembly in accordance with a modular design; securing the semiconductor subassembly in the modular package protective cover to create a modular package assembly; and mounting the modular package assembly to a core, with a base side of the semiconductor substrate base element in contact with the core; otherwise: mounting the at semiconductor subassembly to the core, with the base side of the semiconductor substrate base element in contact with the core.Type: ApplicationFiled: February 28, 2012Publication date: June 28, 2012Applicant: STMICROELECTRONICS, INC.Inventor: Craig J. Rotay
-
Patent number: 8207607Abstract: An electronic device includes: a substrate having first and second surfaces, wherein the first surface is opposite to the second surface; a first electronic element mounted on the first surface of the substrate; a second electronic element mounted on the second surface of the substrate; and a resin mold sealing the first electronic element and the first surface of the substrate. The resin mold further seals the second electronic element on the second surface of the substrate. The second surface of the substrate has a portion, which is exposed from the resin mold. The second electronic element is not disposed on the portion of the second surface.Type: GrantFiled: December 9, 2008Date of Patent: June 26, 2012Assignee: DENSO CORPORATIONInventors: Tetsuto Yamagishi, Tohru Nomura, Norihisa Imaizumi, Yasutomi Asai
-
Publication number: 20120153448Abstract: A semiconductor device includes: a substrate; a semiconductor element installed on the substrate so that a surface formed with an electrode is directed to the substrate; a chip capacitor installed on the substrate; and a conductive material covering a rear surface opposite to the surface of the semiconductor element and joining to one terminal electrode of the chip capacitor.Type: ApplicationFiled: September 23, 2011Publication date: June 21, 2012Applicant: c/o FUJITSU SEMICONDUCTOR LIMITEDInventors: Takumi Ihara, Seiji Ueno, Joji Fujimori, Yasunori Fujimoto
-
Publication number: 20120149154Abstract: A substrate and a method of making thereof are disclosed. The substrate comprises an electrically conductive leadframe, the leadframe having a plurality of lands on a first side of the leadframe with a first recessed portion between the lands, and a plurality of routing leads on an opposing second side of the leadframe with a second recessed portion between the routing leads. The substrate also comprises a first bonding compound filling the first recessed portion. In one embodiment, the substrate also comprises a support material attached to the first bonding compound for holding the leadframe together. In another embodiment, the substrate comprises a second bonding compound filling the second recessed portion.Type: ApplicationFiled: May 20, 2011Publication date: June 14, 2012Inventors: John Robert MCMILLAN, Xiao Yun CHEN, Tung Lok LI
-
Publication number: 20120146210Abstract: A microelectronic assembly includes a substrate and an electrically conductive element. The substrate can have a CTE less than 10 ppm/° C., a major surface having a recess not extending through the substrate, and a material having a modulus of elasticity less than 10 GPa disposed within the recess. The electrically conductive element can include a joining portion overlying the recess and extending from an anchor portion supported by the substrate. The joining portion can be at least partially exposed at the major surface for connection to a component external to the microelectronic unit.Type: ApplicationFiled: December 8, 2010Publication date: June 14, 2012Applicant: TESSERA RESEARCH LLCInventors: Vage Oganesian, Belgacem Haba, Ilyas Mohammed, Piyush Savalia, Craig Mitchell
-
Patent number: 8193092Abstract: Semiconductor devices and methods of manufacturing semiconductor devices. One example of a method of fabricating a semiconductor device comprises forming a conductive feature extending through a semiconductor substrate such that the conductive feature has a first end and a second end opposite the first end, and wherein the second end projects outwardly from a surface of the substrate. The method can further include forming a dielectric layer over the surface of the substrate and the second end of the conductive feature such that the dielectric layer has an original thickness. The method can also include removing a portion of the dielectric layer to an intermediate depth less than the original thickness such that at least a portion of the second end of the conductive feature is exposed.Type: GrantFiled: July 31, 2007Date of Patent: June 5, 2012Assignee: Micron Technology, Inc.Inventor: David S. Pratt
-
Publication number: 20120135567Abstract: Methods and apparatuses for transferring heat from stacked microfeature devices are disclosed herein. In one embodiment, a microfeature device assembly comprises a support member having terminals and a first microelectronic die having first external contacts carried by the support member. The first external contacts are operatively coupled to the terminals on the support member. The assembly also includes a second microelectronic die having integrated circuitry and second external contacts electrically coupled to the first external contacts. The first die is between the support member and the second die. The assembly can further include a heat transfer unit between the first die and the second die. The heat transfer unit includes a first heat transfer portion, a second heat transfer portion, and a gap between the first and second heat transfer portions such that the first external contacts and the second external contacts are aligned with the gap.Type: ApplicationFiled: February 6, 2012Publication date: May 31, 2012Applicant: MICRON TECHNOLOGY, INC.Inventors: Salman Akram, David R. Hembree
-
Publication number: 20120126364Abstract: An IC capacitor bank includes a plurality of high-k metal-insulator-metal (MIM) capacitors connected to a pair of conductive traces. A fusible trace located on an end of one of the pair of conductive traces forms a capacitor column connected between supply lines, such that failure of a dielectric in the MIM capacitors causes the fusible trace to at least partially open thereby limiting a fault current in the capacitor column. Additionally, a method of manufacturing an IC capacitor bank includes providing a plurality of high-k metal-insulator-metal (MIM) capacitors connected to a pair of conductive traces and locating a fusible trace on an end of the pair of conductive traces to form a capacitor column that is connected between supply lines, such that failure of a dielectric in the MIM capacitors causes the fusible trace to at least partially open thereby limiting a fault current in the capacitor column.Type: ApplicationFiled: November 24, 2010Publication date: May 24, 2012Applicant: LSI CorporationInventors: Bonnie E. Weir, Edward B. Harris, Ramnath Venkatraman
-
Publication number: 20120129276Abstract: A 4D device comprises a 2D multi-core logic and a 3D memory stack connected through the memory stack sidewall using a fine pitch T&J connection. 3D memory in the stack is thinned from the original wafer thickness to no remaining Si. A tongue and groove device at the memory wafer top and bottom surfaces allows an accurate stack alignment. The memory stack also has micro-channels on the backside to allow fluid cooling, and is further diced at the fixed clock-cycle distance, and flipped on its side and re-assembled on to a template into a pseudo-wafer format. The top side wall of the assembly is polished and built with BEOL to fan-out and use the T&J fine pitch connection to join to the 2D logic wafer. The other side of the memory stack is polished, fanned-out, and bumped with C4 solder. The invention also comprises a process for manufacturing the device.Type: ApplicationFiled: January 18, 2012Publication date: May 24, 2012Applicant: International Business Machines CorporationInventors: Wilfried Haensch, Roy R. Yu
-
Publication number: 20120126389Abstract: The microelectronic assembly includes a first microelectronic element having a front surface, a plurality of contacts exposed at the front surface, and a rear surface remote from the front surface; a second microelectronic element having a front surface facing the rear surface of the first microelectronic element and projecting beyond an edge of the first microelectronic element, the second microelectronic element having a plurality of contacts exposed at its front surface; a dielectric region overlying the front surfaces of the microelectronic elements, the dielectric region having a major surface facing away from the microelectronic elements; metallized vias within openings in the dielectric region extending from the plurality of contacts of the first and second microelectronic elements; and leads extending along a major surface of the dielectric region from the vias to terminals exposed at the major surface.Type: ApplicationFiled: November 24, 2010Publication date: May 24, 2012Applicant: TESSERA RESEARCH LLCInventors: Kishor Desai, Belgacem Haba, Wael Zohni
-
Publication number: 20120126429Abstract: A semiconductor device has a base substrate with recesses formed in a first surface of the base substrate. A first conductive layer is formed over the first surface and into the recesses. A second conductive layer is formed over a second surface of the base substrate. A first semiconductor die is mounted to the base substrate with bumps partially disposed within the recesses over the first conductive layer. A second semiconductor die is mounted to the first semiconductor die. Bond wires are formed between the second semiconductor die and the first conductive layer over the first surface of the base substrate. An encapsulant is deposited over the first and second semiconductor die and base substrate. A portion of the base substrate is removed from the second surface between the second conductive layer down to the recesses to form electrically isolated base leads for the bumps and bond wires.Type: ApplicationFiled: November 24, 2010Publication date: May 24, 2012Applicant: STATS CHIPPAC, LTD.Inventors: Byung Tai Do, Arnel Trasporto, Linda Pei Ee Chua, Reza A. Pagaila
-
Patent number: 8183696Abstract: A semiconductor package includes a semiconductor chip, an encapsulant embedding the semiconductor chip, first contact pads on a first main face of the semiconductor package and second contact pads on a second main face of the semiconductor package opposite to the first main face. The diameter d in micrometers of an exposed contact pad area of the second contact pads satisfies d?(8/25)x+142 ?m, wherein x is the pitch of the second contact pads in micrometers.Type: GrantFiled: March 31, 2010Date of Patent: May 22, 2012Assignee: Infineon Technologies AGInventors: Thorsten Meyer, Rainer Leuschner, Gerald Ofner, Reinhard Hess, Recai Sezi
-
Patent number: 8183678Abstract: A semiconductor device and a method of fabricating the same. An interposer used for the semiconductor device includes integrated circuits therein to realize the functions of a decoupling capacitor, an ESD preventing circuit, an impedance matching circuit, and termination. The semiconductor device may include a semiconductor die with a through silicon via (TSV) structure having two or more through electrodes that pass through the semiconductor die, in which each of the through electrodes are connected to a respective bond pad of the semiconductor die.Type: GrantFiled: August 4, 2009Date of Patent: May 22, 2012Assignee: AMKOR Technology Korea, Inc.Inventors: Choon Heung Lee, Ki Cheol Bae, Do Hyun Na
-
Publication number: 20120122278Abstract: Disclosed herein is a method of method of manufacturing a semiconductor package board, including: providing a substrate including a connection part formed on one side thereof, the connection part being provided thereon with a solder layer; disposing a conductive heat generator equipped with current wiring on the solder layer; applying current to the current wiring and thus heating the solder layer to attach a semiconductor chip to the connection part; and removing the current wiring from the conductive heat generator. The method is advantageous in that the semiconductor chip is attached to the substrate by applying current to the current wiring of the conductive heat generator to locally heat only the solder layer, thus reducing thermal stress and preventing the deformation of the substrate.Type: ApplicationFiled: January 14, 2011Publication date: May 17, 2012Applicant: SAMSUNG ELECTRO-MECHANICS CO., LTD.Inventors: Kwan Ho LEE, Yong Hui Joo, Tae Hyun KIM, Seog Moon CHOI
-
Publication number: 20120107967Abstract: A method of manufacturing a semiconductor wafer, the method including: providing a first monocrystalline layer including first transistors and interconnecting metal layers to perform at least one first electronic function; providing a second monocrystalline layer on top of the metal layers, wherein the second monocrystalline layer includes second transistors to perform at least one second electronic function and substituting the at least one first electronic function with the at least one second electronic function.Type: ApplicationFiled: December 8, 2011Publication date: May 3, 2012Applicant: MonolithIC 3D Inc.Inventors: Zvi Or-Bach, Deepak C. Sekar, Brian Cronquist, Israel Beinglass, Jan Lodewijk de Jong
-
Publication number: 20120108010Abstract: Stacked microelectronic devices and methods of manufacturing stacked microelectronic devices are disclosed herein. In one embodiment, a method of manufacturing a microelectronic device includes forming a plurality of electrically isolated, multi-tiered metal spacers on a front side of a first microelectronic die, and attaching a back-side surface of a second microelectronic die to individual metal spacers. In another embodiment, the method of manufacturing the microelectronic device may further include forming top-tier spacer elements on front-side wire bonds of the first die.Type: ApplicationFiled: January 9, 2012Publication date: May 3, 2012Applicant: Micron Technology, Inc.Inventors: Edmund Lua Koon Tian, Leow See Hiong, Lee Choon Kuan
-
Patent number: 8168471Abstract: A semiconductor device includes a multi-layer substrate and a semiconductor element mounted on the multi-layer substrate. The multi-layer substrate contains a plurality of circuit-formation layers joined by a first resin material. The semiconductor element is mounted on the multi-layer substrate by being joined to the multi-layer substrate by a second resin material. The first resin material and the second resin material are curable in the same heating condition.Type: GrantFiled: February 25, 2010Date of Patent: May 1, 2012Assignee: Fujitsu LimitedInventors: Takashi Kanda, Kenji Fukuzono
-
Patent number: 8163596Abstract: An apparatus comprises a first chip layer comprising a first component coupled to a first side of a first flex layer, the first component comprising a plurality of electrical pads. The first chip layer also comprises a first plurality of feed-thru pads coupled to the first side of the first flex layer and a first encapsulant encapsulating the first component, the first encapsulant having a portion thereof removed to form a first plurality of cavities in the first encapsulant and to expose the first plurality of feed-thru pads by way of the first plurality of cavities.Type: GrantFiled: March 24, 2009Date of Patent: April 24, 2012Assignee: General Electric CompanyInventors: Christopher James Kapusta, James Sabatini
-
Patent number: 8159075Abstract: A semiconductor chip stack includes a first chip and a second chip. The first chip includes a first circuit formed in the first chip with a first integration density, and the second chip includes a second circuit in the second chip with a second integration density smaller than the first integration density. The first chip further includes at least a through-silicon via formed therein for electrically connecting the first chip and the second chip.Type: GrantFiled: December 18, 2009Date of Patent: April 17, 2012Assignee: United Microelectronics Corp.Inventors: John Hsuan, Tai-Sheng Feng
-
Publication number: 20120080065Abstract: Provided are novel photovoltaic module structures and related fabrication techniques. According to various embodiments, the structures include a structural bond related between two sealing sheets of the photovoltaic module configured to support one sealing sheet with respect to the other and, in certain embodiments, to support photovoltaic cells with respect to both sealing sheets. In certain embodiments, a photovoltaic module is fabricated without a back encapsulant layer, and the back sealing sheet is supported by the structural bond. The structural bond may also be used as a moisture barrier in addition or instead of an edge seal. The structural bond material can include a silicone-based polymer, which provides good adhesive and UV resistance properties. The structural bond may be formed by a structural bonding material that is dispensed around the photovoltaic cells.Type: ApplicationFiled: September 30, 2010Publication date: April 5, 2012Applicant: MIASOLEInventors: Todd Krajewski, Donald S. Nelson
-
Publication number: 20120080782Abstract: A layered chip package includes a main body, and wiring that includes a plurality of wires disposed on a side surface of the main body. The main body includes: a main part including first and second layer portions; and a plurality of first and second terminals that are disposed on the top and bottom surfaces of the main part, respectively, and are electrically connected to the plurality of wires. The first and second terminals are formed by using electrodes of the first and second layer portions. The layered chip package is manufactured by fabricating a layered substructure by stacking two substructures each of which includes an array of a plurality of preliminary layer portions, and then cutting the layered substructure. The layered substructure includes a plurality of preliminary wires that are disposed between two adjacent pre-separation main bodies and are to become the plurality of wires.Type: ApplicationFiled: October 1, 2010Publication date: April 5, 2012Applicants: SAE MAGNETICS (H.K.) LTD., HEADWAY TECHNOLOGIES, INC.Inventors: Yoshitaka SASAKI, Hiroyuki ITO, Hiroshi IKEJIMA, Atsushi IIJIMA
-
Patent number: 8148790Abstract: Thin film encapsulation devices and methods for MEMS devices and packaging are provided. For a MEMS device encapsulated by a sacrificial layer, a lid layer can be deposited over the MEMS device without touching the MEMS device. The lid layer can be patterned and etched with a distribution of release etch holes, which provide access to the sacrificial layer encapsulating the MEMS device. The sacrificial material can be removed through the release etch holes, and the release etch holes can be filled with a seal layer. The seal layer can be removed from the substrate except where it seals the etch holes, leaving a series of plugs that can prevent other materials from entering the MEMS device cavity. In addition, a seal metal layer can be deposited and patterned so that it covers and encloses the plugged etch holes, and a barrier layer can cover the entire encapsulation structure.Type: GrantFiled: July 8, 2009Date of Patent: April 3, 2012Assignee: Wispry, Inc.Inventors: Arthur S. Morris, III, Li Sun, Norlito Baytan
-
Publication number: 20120077314Abstract: Methods of fabricating a semiconductor stack package having a high capacity, a small volume and reliability. According to the method of fabricating a semiconductor stack package, a first semiconductor substrate including a plurality of first semiconductor chips is attached to a chip protection film. The chip protection film is expanded such that the plurality of the first semiconductor chips are spaced apart from each other. A plurality of second semiconductor chips are attached to the plurality of the first semiconductor chips, respectively. A molding layer is formed between the plurality of the first semiconductor chips and between the plurality of the second semiconductor chips. The molding layer and the chip protection film are sawed to separate the semiconductor stack package comprising the first semiconductor chip and the second semiconductor chip into a unit.Type: ApplicationFiled: September 23, 2011Publication date: March 29, 2012Applicant: Samsung Electronics Co., Ltd.Inventors: Sang-sick PARK, Dong-hyeon JANG, Chang-seong JEON, Teak-boon LEE
-
Publication number: 20120068332Abstract: A method of manufacture of an integrated circuit packaging system includes: providing a stack substrate with a component side; connecting an integrated circuit component to the component side; attaching a conductive post to the component side and adjacent the integrated circuit component, the conductive post having a protruded end above the integrated circuit component; forming a protection layer on a top and sides of the protruded end, the protection layer having a width equal to a width of the conductive post; applying a stack encapsulation over the integrated circuit component, over the stack substrate, and around a portion of the conductive post, the protection layer exposed from the stack encapsulation; and mounting a base package under the stack substrate, base package connected to the stack substrate.Type: ApplicationFiled: September 17, 2010Publication date: March 22, 2012Inventors: DongSam Park, HanGil Shin, HeeJo Chi
-
Publication number: 20120070939Abstract: A method of through substrate via (TSV) die assembly includes positioning a plurality of TSV die with their topside facing down onto a curable bonding adhesive layer on a carrier. The plurality of TSV die include contactable TSVs that include or are coupled to bondable bottomside features protruding from its bottomside. The curable bonding adhesive layer is cured after the positioning. A plurality of second IC die each having a plurality of second bonding features are bonded onto the plurality of TSV die to form a plurality of stacked die assemblies on the carrier. Debonding after the bonding separates the carrier from the plurality of stacked die assemblies. The plurality of stacked die assemblies are then singulated to form a plurality of singulated stacked die assemblies.Type: ApplicationFiled: September 20, 2010Publication date: March 22, 2012Applicant: TEXAS INSTRUMENTS INCORPORATEDInventors: Rajiv Dunne, Margaret Rose Simmons-Matthews
-
Publication number: 20120061804Abstract: An electrostatic discharge (ESD) protection device is fabricated in a vertical space between active layers of stacked semiconductor dies thereby utilizing space that would otherwise be used only for communication purposes. The vertical surface area of the through silicon vias (TSVs) is used for absorbing large voltages resulting from ESD events. In one embodiment, an ESD diode is created in a vertical TSV between active layers of the semiconductor dies of a stacked device. This ESD diode can be shared by circuitry on both semiconductor dies of the stack thereby saving space and reducing die area required by ESD protection circuitry.Type: ApplicationFiled: November 17, 2011Publication date: March 15, 2012Applicant: QUALCOMM INCORPORATEDInventors: Kenneth Kaskoun, Shiqun Gu, Matthew Nowak
-
Patent number: 8133823Abstract: The invention relates to a method for picking up semiconductor chips from a wafer table and, optionally, their mounting on a substrate by means of a pick-and-place system. The position and orientation of the semiconductor chip to be mounted next are determined by means of a first camera and made available in the form of positional data relating to a first system of coordinates. The position and orientation of the substrate place on which the semiconductor chip will be mounted are determined by means of a second camera and made available in the form of positional data relating to a second system of coordinates. The conversion of coordinates of the first or second system of coordinates into coordinates of motion of the pick-and-place system occurs by means of two fixed mapping functions and two changeable correction vectors. The correction vectors are readjusted on the occurrence of a predetermined event.Type: GrantFiled: October 8, 2008Date of Patent: March 13, 2012Assignee: Oerlikon Assembly Equipment AG, SteinhausenInventors: Stefan Behler, Patrick Blessing
-
Publication number: 20120056314Abstract: A semiconductor device has a base substrate with first and second opposing surfaces. A first etch-resistant conductive layer is formed over the first surface of the base substrate. A second etch-resistant conductive layer is formed over the second surface of the base substrate. A first semiconductor die has bumps formed over contact pads on an active surface of the first die. The first die is mounted over a first surface of the first conductive layer. An encapsulant is deposited over the first die and base substrate. A portion of the base substrate is removed to form electrically isolated base leads between opposing portions of the first and second conductive layers. A second semiconductor die is mounted over the encapsulant and a second surface of the first conductive layer between the base leads. A height of the base leads is greater than a thickness of the second die.Type: ApplicationFiled: September 2, 2010Publication date: March 8, 2012Applicant: STATS ChipPAC, Ltd.Inventors: Reza A. Pagaila, Dioscoro A. Merilo
-
Patent number: 8129255Abstract: The invention relates to a process for and an arrangement of the connection of processed semiconductor wafers (1, 2) wherein, in addition to the firm connection, there is an electric connection (5) between the semiconductor wafers and/or the electronic structures (3) supporting them. For this purpose, low-melting structured intermediate glass layers (6; 6a) are used as insulating layers and as an electric connection in the form of electrically conductive solder (5) on a glass basis in order to achieve a firm connection.Type: GrantFiled: October 29, 2004Date of Patent: March 6, 2012Assignee: X-Fab Semiconductors Foundries AGInventor: Roy Knechtel
-
Patent number: 8115267Abstract: A semiconductor device which comprises an SOI substrate having an insulating layer between a semiconductor substrate layer and a semiconductor layer in a surface of which a semiconductor element is formed, and at least one external terminal provided, via an insulating film, on a surface of the semiconductor substrate layer and electrically connected to the semiconductor element. The semiconductor device further comprises a contact portion constituted by a conductive film reaching through the insulating film to electrically connect to the semiconductor substrate layer; and a potential fixing electrode provided, via the insulating film, on the surface of the semiconductor substrate layer and connected to the contact portion.Type: GrantFiled: July 21, 2009Date of Patent: February 14, 2012Assignee: Lapis Semiconductor Co., Ltd.Inventor: Noriyuki Miura
-
Publication number: 20120032347Abstract: A fabrication method of a chip scale package includes providing electronic components, each having an active surface with electrode pads and an opposite inactive surface, and a hard board with a soft layer disposed thereon; adhering the electronic components to the soft layer via the inactive surfaces thereof; pressing the electronic components such that the soft layer encapsulates the electronic components while exposing the active surfaces thereof; forming a dielectric layer on the active surfaces of the electronic components and the soft layer; and forming a first wiring layer on the dielectric layer and electrically connected to the electrode pads, thereby solving the conventional problems caused by directly attaching a chip on an adhesive film, such as film-softening, encapsulant overflow, warpage, chip deviation and contamination that lead to poor electrical connection between the electrode pads and the wiring layer formed in a subsequent RDL process and even waste product.Type: ApplicationFiled: December 17, 2010Publication date: February 9, 2012Applicant: SILICONWARE PRECISION INDUSTRIES CO., LTD.Inventors: Chiang-Cheng Chang, Chun-Chi Ke, Chien-Ping Huang
-
Publication number: 20120032318Abstract: A layered chip package includes a main body, and wiring that includes a plurality of wires disposed on a side surface of the main body. The main body includes: a main part including a plurality of layer portions; a plurality of first terminals disposed on the top surface of the main part and connected to the wiring; and a plurality of second terminals disposed on the bottom surface of the main part and connected to the wiring. Each layer portion includes a semiconductor chip. The plurality of second terminals are positioned to overlap the plurality of first terminals as viewed in a direction perpendicular to the top surface of the main body. A plurality of pairs of first and second terminals that are electrically connected via the wires include a plurality of pairs of a first terminal and a second terminal that are positioned not to overlap each other.Type: ApplicationFiled: August 9, 2010Publication date: February 9, 2012Applicants: SAE MAGNETICS (H.K.) LTD., HEADWAY TECHNOLOGIES, INC.Inventors: Yoshitaka Sasaki, Hiroyuki Ito, Hiroshi Ikejima, Atsushi Iijima
-
Patent number: 8110930Abstract: Methods and apparatus to provide die backside metallization and/or surface activated bonding for stacked die packages are described. In one embodiment, an active metal layer of a first die may be coupled to an active metal layer of a second die through silicon vias and/or a die backside metallization layer of the second die. Other embodiments are also described.Type: GrantFiled: June 19, 2007Date of Patent: February 7, 2012Assignee: Intel CorporationInventors: Shanggar Periaman, Kooi Chi Ooi, Yen Hsiang Chew, Bok Eng Cheah
-
Publication number: 20120024959Abstract: An RFID inlet by including: a base film; an antenna pattern formed on the base film; an insulation film layer formed on the antenna pattern and having a hole; an IC chip coupled to the antenna pattern inside the hole of the insulation film layer; and an underfill filled between the IC chip, the antenna, and the base film. The height of the IC chip top surface is at a higher level than the top surface of the insulation film layer, the underfill is formed between the IC chip and a wall surface of the hole of the insulation film layer.Type: ApplicationFiled: March 31, 2011Publication date: February 2, 2012Inventors: Madoka MINAGAWA, Naoya KANDA, Isao SAKAMA, Shigeru SAGAWA, Daisuke SHIBATA
-
Publication number: 20120027041Abstract: A wavelength variable laser includes: a substrate on which an optical coupler is formed as a planar optical waveguide; a DFB array part arranged on the substrate and having DFB laser elements respectively supply optical signals to the optical coupler; and an SOA part arranged on the substrate and having an SOA element configured to amplify an optical signal outputted from the optical coupler. The DFB array part and the SOA part are respectively formed in chips having a same lamination structure to each other. A wavelength variable laser and a modulator integrated wavelength variable laser with high yield ratio can be provided.Type: ApplicationFiled: March 8, 2010Publication date: February 2, 2012Inventor: Hiroyuki Yamazaki
-
Publication number: 20120018865Abstract: A method of manufacture of an integrated circuit packaging system includes: providing a leadframe having an upper structure, upper protrusions, and a base side facing away from the upper structure and the upper protrusions; forming tie bars in the leadframe with an opening surrounding the upper structure, the tie bars connected to the upper structure and exposed on the base side; connecting an integrated circuit to the upper protrusions; applying an encapsulant over the integrated circuit, over the upper structure, and in the opening with the base side exposed; removing the tie bars exposing a first surface and a second surface of the encapsulant below the first surface, and forming a die paddle from the upper structure and exposed from the second surface; and removing the leadframe from the base side forming island terminals from the upper protrusions exposed from the second surface and isolated from the die paddle.Type: ApplicationFiled: July 20, 2011Publication date: January 26, 2012Inventors: Zigmund Ramirez Camacho, Henry Descalzo Bathan, Emmanuel Espiritu
-
Publication number: 20120018879Abstract: A stack package includes a cover film, a first package having a first semiconductor chip which is attached to the cover film, a first adhesive member which is formed to seal the first semiconductor chip and a surface of the cover film, and a first circuit pattern which is disposed over the first adhesive member and electrically connected with the first semiconductor chip; a second package disposed over the first package, having a second semiconductor chip which is electrically connected with the first circuit pattern, a second adhesive member which is formed to seal the second semiconductor chip, and a second circuit pattern which is formed over the second adhesive member, and a via formed to pass through the second circuit pattern and the second adhesive member and to be electrically connected with the first circuit pattern and the second circuit pattern.Type: ApplicationFiled: December 29, 2010Publication date: January 26, 2012Applicant: HYNIX SEMICONDUCTOR INC.Inventors: Hee-Min SHIN, Cheol-Ho JOH, Eun-Hye DO, Ji-Eun KIM, Kyu-Won LEE
-
Publication number: 20120012997Abstract: A bump structure that may be used to interconnect one substrate to another substrate is provided. A recessed conductive pillar is formed on a first substrate such that the recessed conductive pillar has a recess formed therein. The recess may be filled with a solder material. A conductive pillar on a second substrate may be formed having a contact surface with a width less than or equal to a width of the recess. The first substrate may be attached to the second substrate such that the conductive pillar on the second substrate is positioned over or in the recess of the first substrate. The substrates may each be an integrated circuit die, an interposer, a printed circuit board, a high-density interconnect, or the like.Type: ApplicationFiled: July 13, 2010Publication date: January 19, 2012Applicant: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Wen-Wei Shen, Yao-Chun Chuang, Chen-Shien Chen, Ming-Fa Chen