Characterized By Die Pad (epo) Patents (Class 257/E23.037)
E Subclasses
-
Patent number: 7323765Abstract: An electrical package for an integrated circuit die which comprises a die-attach paddle for mounting the integrated circuit die. The die-attach paddle has at least one down-set area located on a periphery of the die-attach paddle. The down-set area has an upper surface and a lower surface, with the upper surface configured to electrically couple a first end of a first electrically conductive lead wire. A second end of the first electrically conductive lead wire is bonded to the integrated circuit die. The upper surface is further configured to electrically couple a first end of a second electrically conductive lead wire and a second end of the second electrically conductive lead wire is bonded to a lead finger of the electrical package.Type: GrantFiled: October 13, 2004Date of Patent: January 29, 2008Assignee: Atmel CorporationInventor: Ken M. Lam
-
Publication number: 20070296069Abstract: A lead frame type of semiconductor apparatus includes a die pad on which a semiconductor chip is mounted; ground terminals which are to be grounded; power supply terminals which are connected to a power supply; inner leads connected to the ground terminals and power supply terminals, in which a pair of adjacent inner leads for power supply terminal and ground terminal are extended inwardly; a chip capacitor mounting pad which is provided at inner ends of the extended inner leads; and a chip capacitor which is mounted on the chip capacitor mounting pad so that a decoupling capacitor is provided.Type: ApplicationFiled: January 31, 2007Publication date: December 27, 2007Inventors: Makoto Terui, Noritaka Anzai
-
Patent number: 7298026Abstract: A method for fabricating a large die package with a leadframe having leads and a paddle is provided. An interposer is attached onto the leadframe with the interposer extending over at least a portion of the paddle and at least a portion of the leads of the lead-frame. The interposer is insulated from the leads. A die is attached to the interposer.Type: GrantFiled: May 9, 2005Date of Patent: November 20, 2007Assignee: Stats Chippac Ltd.Inventors: Il Kwon Shim, Jeffrey D. Punzalan, Keng Kiat Lau
-
Patent number: 7282786Abstract: A semiconductor package mainly includes a leadframe and a first semiconductor chip such as an application specific integrated circuit (ASIC) encapsulated in a first package body having a cavity for receiving a second semiconductor chip such as a pressure sensor chip, and a cover disposed over the cavity of the first package body. At least a portion of the first package body is formed between the second semiconductor chip and the die pad such that the second semiconductor chip is directly disposed on the portion of the first package body instead of the die pad.Type: GrantFiled: January 17, 2006Date of Patent: October 16, 2007Assignee: Advanced Semiconductor Engineering Inc.Inventors: Dae-Hoon Jung, Seok-Won Lee, Sang-Bae Park
-
Patent number: 7274092Abstract: A semiconductor component includes at least one semiconductor power switch, wherein a gate electrode and at least two source regions are disposed on the upper side of the semiconductor power switch. The component further includes a leadframe including a die pad and a number of leads disposed on one side of the die pad. A number of connectors extends between the source regions and the source leads such that each source lead is electrically connected to each source region.Type: GrantFiled: September 13, 2005Date of Patent: September 25, 2007Assignee: Infineon Technologies, AGInventor: Ralf Otremba
-
Patent number: 7274089Abstract: An integrated circuit package system including an integrated circuit die and a lead frame with a trenched die pad. The integrated circuit die is mounted to the trenched die pad.Type: GrantFiled: September 19, 2005Date of Patent: September 25, 2007Assignee: Stats Chippac Ltd.Inventors: Jeffrey D. Punzalan, Il Kwon Shim, Zigmund Ramirez Camacho, Henry D. Bathan
-
Patent number: 7274091Abstract: There is provided a semiconductor device including, a bed, a brazing filler metal formed on a first surface of the bed, a barrier metal film formed on a first surface of the brazing filler metal, a alloy film formed on a first surface of the barrier metal film, a semiconductor chip disposed on a first surface of the alloy film, a bonding wire electrically connecting between a terminal formed on a first surface of the semiconductor chip and a lead terminal, and a mold resin molding the bed, the brazing filler metal, the barrier metal film, the alloy film, the semiconductor chip and the bonding wire.Type: GrantFiled: July 14, 2005Date of Patent: September 25, 2007Assignee: Kabushiki Kaisha ToshibaInventors: Megumi Yamamura, Tetsuya Kaji, Toshihide Shimmei
-
Publication number: 20070200210Abstract: Methods and apparatus for improved thermal performance and electromagnetic interference (EMT) shielding in integrated circuit (IC) packages is described. A die-up or die-down package includes a heat spreader cap defining a cavity, an IC die, and a leadframe. The leadframe includes a centrally located die attach pad, a plurality of leads, and a plurality of tie bars that couple the die attach pad to the leads. The IC die is mounted to the die attach pad. A planar rim portion of the cap that surrounds the cavity is coupled to the leadframe. The cap and the leadframe form an enclosure structure that substantially encloses the IC die, and shields EMI emanating from and radiating towards the IC die. The enclosure structure also dissipates heat generated by the IC die during operation.Type: ApplicationFiled: February 28, 2006Publication date: August 30, 2007Applicant: Broadcom CorporationInventors: Sam Zhao, Rezaur Khan
-
Patent number: 7262491Abstract: A semiconductor device package comprising a semiconductor device and an electrically conductive lead frame at least partially covered by a molding compound. The electrically conductive lead frame includes a plurality of leads disposed proximate a perimeter of the package and a die pad disposed in a central region formed by the plurality of leads. The die pad includes a first die pad surface disposed at the first package face, and a second die pad surface opposite the first die pad surface. The semiconductor device is attached to a central region of the second die pad surface, and a portion of the second die pad surface extending outward from the die is roughened to improve adhesion of the die pad to the molding compound. In other aspects, grooves are disposed in the first and/or second die pad surfaces to further promote adhesion of the die pad and to prevent moisture from permeating into the vicinity of the semiconductor chip.Type: GrantFiled: September 6, 2005Date of Patent: August 28, 2007Assignee: Advanced Interconnect Technologies LimitedInventors: Shafidul Islam, Romarico Santos San Antonio, Anang Subagio
-
Patent number: 7259460Abstract: Aspects of the invention recite wire bonding on thinned portions of a lead-frame that is configured for use in an IC package. A harder lead-frame material, improved adhesive tape, and various structural features of the lead-frame itself, in various combinations or subcombinations, facilitate the attachment of wire bonds to thinned areas of the lead-frame. This eliminates the need for supports placed directly under the bond sites, removing unwanted conductive areas on the outer surface of an IC package.Type: GrantFiled: June 18, 2004Date of Patent: August 21, 2007Assignee: National Semiconductor CorporationInventors: Jamie A. Bayan, Ashok S. Prabhu, Chan Peng Yeen, Hasfiza Ramley, Santhiran S/O Nadarajah
-
Patent number: 7253506Abstract: The present invention comprises a lead frame substrate adapted to receive semiconductor die and multiple passive components. The lead frame substrate is preferably formed from a single piece of electrically conductive material, such as copper, and may be mounted within a lead frame package or directly onto a circuit board. The lead frame substrate includes mounting surfaces adapted to receive the semiconductor dice and passive components. The mounting surfaces are linked together by temporary and/or permanent connection bars. A method to manufacture the lead frame package includes, among other steps, forming a lead frame substrate, applying a molding compound to the lead frame substrate to fix each mounting surface and connection bar in place, removing the temporary connection bars, mounting the semiconductor components on the lead frame substrate, and applying a packaging material over the lead frame substrate to encapsulate the semiconductor components.Type: GrantFiled: June 23, 2003Date of Patent: August 7, 2007Assignee: Power-One, Inc.Inventor: David Keating
-
Patent number: 7253503Abstract: Integrated circuit device packages and substrates for making the packages are disclosed. One embodiment of a substrate includes a planar sheet of polyimide having a first surface, an opposite second surface, and apertures between the first and second surfaces. A planar metal die pad and planar metal are attached to the second surface of the polyimide sheet. The apertures in the polyimide sheet are juxtaposed to the leads. A package made using the substrate includes an integrated circuit device mounted above the first surface of the polyimide sheet opposite the die pad. Bond wires are connected between the integrated circuit device and the leads through the apertures in the polyimide sheet. An encapsulant material covers the first surface of the polyimide sheet, the integrated circuit device, the bone wires, and the apertures. The die pad and leads are exposed at an exterior surface of the package.Type: GrantFiled: November 12, 2004Date of Patent: August 7, 2007Assignee: Amkor Technology, Inc.Inventors: James M. Fusaro, Robert F. Darveaux, Pablo Rodriguez
-
Patent number: 7242077Abstract: A leadframe includes a die pad, a plurality of tie bars, a plurality of metal extrusions and a plurality of leads. The leads are arranged around the die pad. The tie bars are connected to the corners of the die pad, and the metal extrusions are connected to the sides of the die pad but separated from the tie bars. Each metal extrusion has a locking hole and a bonding surface, which is higher than the die pad. The metal extrusions are configured for improving ground connections by wire-bonding. When a bottom surface of the die pad is exposed from an encapsulant for a semiconductor package, the metal extrusions help to secure the die pad without stress transmission.Type: GrantFiled: March 11, 2005Date of Patent: July 10, 2007Assignee: Advanced Semiconductor Engineering, Inc.Inventors: Kang-Wei Ma, Shu-Chen Yang, Ying-Chen Sun, Li-Ping Chen
-
Publication number: 20070145609Abstract: A composite semiconductor package is disclosed. The package includes a lead frame having first and second die bonding pads, the first and second die bonding pads having a large lateral separation therebetween, a first device bonded to the first die bonding pad, a second device bonded to the second die bonding pad, a plurality of first leads coupled to the first die bonding pad, a plurality of second leads coupled to the second die bonding pad, and an encapsulant covering the lead frame, the first and second devices and at least a portion of the first and second pluralities of leads. The package may be a TSSOP-8 composite package having a common drain MOSFET pair and an IC.Type: ApplicationFiled: December 22, 2005Publication date: June 28, 2007Inventors: Xiaotian Zhang, Argo Chang, James Lee, Ryan Huang, Kai Liu
-
Patent number: 7232755Abstract: A process for fabricating a pad frame for an integrated circuit package includes building up metal on selective portions of a first side of a substrate to define a plurality of contact pads disposed in a first layer of dielectric material, depositing a metal seed layer on an exposed side of the contact pads and the dielectric material, applying a second metal layer on the metal seed layer, selectively etching the second metal layer and the metal seed layer to provide pad frame circuitry, and building up metal on selective portions of the pad frame circuitry to define a plurality of die connect pads separated by a second layer of dielectric material, the die connect pads being electrically connected to the contact pads by the pad frame circuitry.Type: GrantFiled: August 2, 2005Date of Patent: June 19, 2007Assignee: ASAT Ltd.Inventors: Neil McLellan, Chun Ho Fan, Kwok Cheung Tsang, Kin Pui Kwan
-
Patent number: 7227198Abstract: A semiconductor package that includes two power semiconductor dies, such as power MOSFET dies, including vertical conduction MOSFETs, arranged in a half-bridge configuration is disclosed. The package may be mounted on a split conductive pad including two isolated die pads, each die pad being electrically connected to the second power electrode of the die that is on it. The split pad may include several conductive leads, including at least one output lead electrically connected to a first electrode of the first semiconductor die on the same side of the die as the control electrode and to the second electrode of the second die located on the opposite side of the second die from the control electrode.Type: GrantFiled: August 11, 2005Date of Patent: June 5, 2007Assignee: International Rectifier CorporationInventors: Mark Pavier, Ajit Dubhashi, Norman G. Connah, Jorge Cerezo
-
Publication number: 20070120236Abstract: To minimize distance from a power supply or ground line of a semiconductor integrated circuit of a semiconductor device to electrodes of a printed board, a power supply electrode or ground line of the semiconductor integrated circuit is connected to a metal film through openings provided in a protective film over the power supply electrode. The structure comprising the deposited protective film and exposed metal film also allow radiation of heat through a minimized heat radiation path. The metal film is exposed to a printed board or exposed on the opposite side of the device, and the metal film is connected to a power supply or ground electrode of the printed board through its exposed surface. Alternatively, connected upper and lower metal films, with a stress relief film interposed, may be disposed in place of the metal film, or a metal sheet may be disposed over the metal film.Type: ApplicationFiled: August 30, 2006Publication date: May 31, 2007Inventors: Kenji OTANI, Masahiro TSUJI
-
Publication number: 20070108566Abstract: An integrated circuit package system includes a multi-planar paddle having an uplift rim and an attached integrated circuit over the uplift rim of the multi-planar paddle.Type: ApplicationFiled: May 4, 2006Publication date: May 17, 2007Applicant: STATS ChipPAC Ltd.Inventors: Arnel Trasporto, Sze Min Wong, Henry Bathan, Zigmund Camacho
-
Patent number: 7215010Abstract: A device for and method of packaging electronic components (1) using injection-molding. For this purpose, a multiplicity of components (1) are arranged in predetermined positions on a first side (2) of a leadframe (3). The leadframe (3) has interconnects (5) with contact terminal areas (6) for connecting to contact areas (7) of the electronic components (1) and contact vias (8) to external contacts on a second side (10) of the leadframe (3). In this case, the leadframe (3) includes a ceramic substrate (11) with a first side (2) having edge regions (12) configured with a ductile, annular metal layer (13).Type: GrantFiled: March 2, 2001Date of Patent: May 8, 2007Assignee: Infineon Technologies AGInventors: Ulrich Bast, Georg Ernst, Thomas Zeiler, Matthias Oechsner
-
Patent number: 7215012Abstract: Efficient utilization of space in a laterally-conducting semiconductor device package is enhanced by creating at least one supplemental downbond pad portion of the diepad for receiving the downbond wire from the ground contact of the device. The supplemental diepad portion may occupy area at the end or side of the package formerly occupied by non-integral leads. By receiving the substrate downbond wire, the supplemental diepad portion allows a greater area of the main diepad to be occupied by a die having a larger area, thereby enhancing space efficiency of the package.Type: GrantFiled: December 12, 2003Date of Patent: May 8, 2007Assignee: GEM services, Inc.Inventors: James Harnden, Allen K. Lam, Richard K. Williams, Anthony Chia, Chu Weibing
-
Patent number: 7208818Abstract: A semiconductor package including a relatively thick lead frame having a plurality of leads and a first lead frame pad, the first lead frame pad including a die coupled thereto, bonding wires connecting the die to the plurality of leads, the bonding wires being aluminum, and a resin body encapsulating the die, bonding wires and at least a portion of the lead frame.Type: GrantFiled: July 20, 2004Date of Patent: April 24, 2007Assignee: Alpha and Omega Semiconductor Ltd.Inventors: Leeshawn Luo, Anup Bhalla, Sik K. Lui, Yueh-Se Ho, Mike F. Chang, Xiao Tian Zhang
-
Publication number: 20070069392Abstract: A semiconductor die includes a plurality of drivers and a plurality of bonding pads. Each driver is formed by a plurality of interconnected modules and has an associated bonding pad to which at least one of the modules of the driver is electrically connected. The modules of some of the drivers are positioned outside of the associated bonding pad toward a periphery of the die. The bonding pads may be arranged, for example, in a double- or triple-staggered pattern around the periphery of the die.Type: ApplicationFiled: September 23, 2005Publication date: March 29, 2007Inventors: James Emmert, Charles Evans, Michael Rencher, Haoran Duan
-
Patent number: 7193303Abstract: A supporting frame is used to solidly bridge to the two metallic contacts of a surface mount diode chip. Any bending or twisting stress between the two contacts is borne by the supporting frame instead of the diode chip. Otherwise the stress may damage the diode chip. wherein said supporting forms a cantilever over said first metallic contact and the overhanging end of the cantilever is glued to said second metallic contact.Type: GrantFiled: August 10, 2005Date of Patent: March 20, 2007Inventor: Jiahn-Chang Wu
-
Publication number: 20070057353Abstract: A multi-part lead frame semiconductor device assembly is disclosed including a die bonded to a die paddle. A second lead frame including leads is superimposed and bonded onto the first lead frame. Also disclosed is a method for fabricating the multi-part lead frame semiconductor device assembly which utilizes equipment designed for single lead frame processing. If desired, the materials for the multi-part lead frame may be dissimilar.Type: ApplicationFiled: November 9, 2006Publication date: March 15, 2007Inventors: S. Hinkle, Jerry Brooks, David Corisis
-
Patent number: 7190055Abstract: A lead frame is provided. Although there is a die pad (2) located to deviate from a main plane center line of a resin molding area (10), a die pad connecting portion (6) is located to deviate from the main plane center line of the resin molding area in a direction opposite to the deviation direction of the deviated die pad (2), so that it is possible to reduce a Z-directional vertical variation of the die pad in processes. Accordingly, it is possible to prevent resin molding defects such as package bending, voids, failure of resin filling, wire disconnection, exposure of semiconductor chips, and exposure of die pads.Type: GrantFiled: April 4, 2006Date of Patent: March 13, 2007Assignee: Matsushita Electric Industrial Co., Ltd.Inventors: Tadahisa Inui, Motoaki Satou, Toshiyuki Fukuda
-
Patent number: 7183632Abstract: A surface-mountable light emitting diode structural element in which an optoelectronic chip is attached to a chip carrier part of a lead frame, is described. The lead frame has a connection part disposed at a distance from the chip carrier part, and which is electrically conductively connected with an electrical contact of the optoelectronic chip. The chip carrier part presents a number of external connections for improved conduction of heat away from the chip. The external connections project from a casing and at a distance from each other.Type: GrantFiled: April 3, 2006Date of Patent: February 27, 2007Assignee: Osram GmbHInventor: Karlheinz Arndt
-
Patent number: 7170168Abstract: A flip-chip semiconductor package with a lead frame and a method for fabricating the same are provided. The lead frame has a plurality of leads, each lead having an upper surface, a lower surface, and an inner end directed toward the center of the lead frame. A recessed portion is formed on the upper surface of the inner end of each lead, making the inner end shaped as a stepped structure. The depth of the recessed portion is equal to a height of a reflow-collapsed solder bump that is for electrically connecting a chip to the lead. At least one chip is electrically connected to the leads in a flip-chip manner via a plurality of solder bumps bonded to the recessed portions. An encapsulation body is formed to encapsulate the lead frame, chip and solder bumps, with the lower surfaces of the leads being exposed from the encapsulation body.Type: GrantFiled: October 13, 2004Date of Patent: January 30, 2007Assignee: Siliconware Precision Industries Co., Ltd.Inventors: Chi-Chuan Wu, Ke-Chuan Yang
-
Publication number: 20070013040Abstract: The present invention is directed to an interposer for packaging a microchip device, which includes a plurality of electrical contacts on an outer side of the interposer, for electrically contacting the packaged microchip device and to be electrically connected with the microchip device. There is an aperture extending from the outer side into the interposer. The aperture may be divided into at least two openings, and at least a first of the openings may extend from the outer side through the interposer in order to allow connection to the microchip device.Type: ApplicationFiled: September 21, 2006Publication date: January 18, 2007Applicant: UNITED TEST & ASSEMBLY CENTER LIMITEDInventor: Wang Khiang
-
Patent number: 7164192Abstract: In one exemplary embodiment, a structure comprises a substrate having a top surface, and a die attach pad situated on the top surface of the substrate. The die attach pad includes a die attach region and at least one substrate ground pad region electrically connected to the die attach region. The die attach pad further includes a die attach stop between the die attach region and the at least one substrate ground pad region. The die attach stop acts to control and limit die attach adhesive flow out to the at least one substrate ground pad region during packaging so that the at least one substrate ground pad region can be moved closer to die attach region so that shorter bond wires for connecting the at least one substrate ground pad region to a die wire bond pad may be used during packaging.Type: GrantFiled: February 10, 2003Date of Patent: January 16, 2007Assignee: Skyworks Solutions, Inc.Inventors: Sandra L. Petty-Weeks, Patrick L. Welch
-
Publication number: 20070007634Abstract: A semiconductor chip package may have through holes extending from a chip contact surface of a film type die attaching material to a second surface of a die pad. A resin encapsulant may extend into the through holes to directly contact portions of a semiconductor chip that are superposed over the through holes. The through holes may be formed using a stamping method.Type: ApplicationFiled: September 7, 2006Publication date: January 11, 2007Inventors: Cheul-Joong Youn, Sang-Yeop Lee, Sang-Hyeop Lee
-
Publication number: 20060267165Abstract: Improved techniques to produce integrated circuit products are disclosed. The improved techniques permit smaller and less costly production of integrated circuit products. One aspect of the invention is that the integrated circuit products are produced a batch at a time, and that singulation of the batch into individualized integrated circuit products uses a non-linear (e.g., non-rectangular or curvilinear) sawing or cutting action so that the resulting individualized integrated circuit packages no longer need to be completely rectangular. Another aspect of the invention is that the integrated circuit products can be produced with semiconductor assembly processing such that the need to provide an external package or container becomes optional.Type: ApplicationFiled: August 4, 2006Publication date: November 30, 2006Inventor: Hem Takiar
-
Patent number: 7115978Abstract: A package structure includes a lead frame having a plurality of leads, each of which includes a first recession, at least a first device, and a plurality of solder joints respectively positioned in the first recessions for connecting the first device to the lead frame.Type: GrantFiled: October 6, 2004Date of Patent: October 3, 2006Assignee: Orient Semiconductor Electronics, Ltd.Inventors: Kuo-Yang Sun, Chia-Ming Yang
-
Publication number: 20060175690Abstract: An interposer includes a substrate, a conductive structure configured to contact the back side of a semiconductor device and contact pads. The interposer may include first and second sets of contact pads carried by the substrate. The interposer may also include conductive traces carried by the substrate to electrically connect corresponding contact pads of the first and second sets. The receptacles, which may be formed in a surface of the substrate and expose contacts of the second set, may be configured to at least partially receive conductive structures that are secured to the contact pads of the second set. Thus, the interposer may be useful in providing semiconductor device assemblies and packages of reduced height or profile. Such assemblies and packages are also described, as are multi-chip modules including such assemblies or packages.Type: ApplicationFiled: April 6, 2006Publication date: August 10, 2006Inventor: Teck Lee
-
Patent number: 7087986Abstract: A solder pad configuration for use in an IC package is described. Various embodiments of the invention describe IC packages, lead-frames, or substrate panels configured with generally noncircular solder pads at their bottom surfaces. The noncircular shapes allow for greater surface area than circular solder pads having diameters equal to a major dimension of the noncircular shapes, while maintaining the same metal-to-metal clearance between the pads and adjacent leads. This increased surface area provides for stronger and more reliable solder joints.Type: GrantFiled: June 18, 2004Date of Patent: August 8, 2006Assignee: National Semiconductor CorporationInventors: Jaime A. Bayan, Ashok S. Prabhu, Shaw Wei Lee