Insulative Substrate Being Used As Die Pad, E.g., Ceramic, Plastic (epo) Patents (Class 257/E23.038)
-
Patent number: 10249595Abstract: A non-leaded semiconductor device comprises a sealing body for sealing a semiconductor chip, a tab in the interior of the sealing body, suspension leads for supporting the tab, leads having respective surfaces exposed to outer edge portions of a back surface of the sealing body, and wires connecting pads formed on the semiconductor chip and the leads. End portions of the suspension leads positioned in an outer periphery portion of the sealing body are unexposed to the back surface of the sealing body, but are covered with the sealing body. Stand-off portions of the suspending leads are not formed in resin molding. When cutting the suspending leads, corner portions of the back surface of the sealing body are supported by a flat portion of a holder portion in a cutting die having an area wider than a cutting allowance of the suspending leads, whereby chipping of the resin is prevented.Type: GrantFiled: October 10, 2017Date of Patent: April 2, 2019Assignee: Renesas Electronics CorporationInventors: Tadatoshi Danno, Hiroyoshi Taya, Yoshiharu Shimizu
-
Patent number: 8853840Abstract: A semiconductor die has outer leads with an outer lead external connection section and an outer lead bonding section. Inner leads are spaced from the outer leads. Each of the inner leads has an inner lead external connection section spaced and downset from an inner lead bonding section. A non-electrically conductive die mount is molded onto upper surface areas of each inner lead external connection section. A semiconductor die is mounted on the non-electrically conductive die mount and bond wire provide interconnects for selectively electrically connecting bonding pads of the die to the inner lead bonding sections and at least one outer lead bonding section. A mold compound covers the semiconductor die, the bond wires, and the outer and inner lead bonding sections.Type: GrantFiled: February 21, 2013Date of Patent: October 7, 2014Assignee: Freescale Semiconductor, Inc.Inventors: Yin Kheng Au, Pey Fang Hiew, Jia Lin Yap
-
Patent number: 8772914Abstract: A first semiconductor chip and a second semiconductor chip are overlapped with each other in a direction in which a first multilayer interconnect layer and a second multilayer interconnect layer are opposed to each other. When seen in a plan view, a first inductor and a second inductor are overlapped. The first semiconductor chip and the second semiconductor chip have non-opposed areas which are not opposed to each other. The first multilayer interconnect layer has a first external connection terminal in the non-opposed area, and the second multilayer interconnect layer has a second external connection terminal in the non-opposed area.Type: GrantFiled: January 15, 2013Date of Patent: July 8, 2014Assignee: Renesas Electronics CorporationInventors: Yasutaka Nakashiba, Kenta Ogawa
-
Patent number: 8749052Abstract: An electric device with an insulating substrate consisting of an insulating layer and at least one metallization on a surface side of the insulating layer, the metallization being structured and having an electric component on the metallization. The metallization has a layer thickness that is stepped and is greater in an area adjoining the component.Type: GrantFiled: June 29, 2010Date of Patent: June 10, 2014Assignee: Curamik Electronics GmbHInventors: Jürgen Schulz-Harder, Andreas Meyer
-
Patent number: 8648458Abstract: An integrated circuit leadframe device supports various chip arrangements. As consistent with various embodiments, a leadframe includes a plurality of banks of conductive integrated circuit chip connectors. Each bank has a plurality of conductive strips respectively having an end portion, the end portions of each of the strips in the bank being substantially parallel to one another and arranged at an oblique angle to end portions of strips in at least one of the other banks. Each of the end portions has a tip extending to an interior portion of the leadframe device and separated from the other tips by a gap.Type: GrantFiled: July 16, 2010Date of Patent: February 11, 2014Assignee: NXP B.V.Inventor: Barry Lin
-
Patent number: 8598034Abstract: A method of manufacture of a package-on-package system includes: providing a substrate connection; attaching a semiconductor die to the substrate connection using an adhesive, with the substrate connection affixed directly by the adhesive; forming an encapsulant around the semiconductor die to have a bottom exposed surface coplanar with a bottom surface of the substrate connection and to have a top exposed surface with through openings extending therefrom through the bottom exposed surface; and creating through vias by applying solder into the through openings, the through vias coplanar with the bottom exposed surface of the encapsulant and coplanar with the top exposed surface of the encapsulant.Type: GrantFiled: November 16, 2012Date of Patent: December 3, 2013Assignee: STATS ChipPac Ltd.Inventors: DongSam Park, JoungIn Yang
-
Patent number: 8581372Abstract: According to one embodiment, a semiconductor storage device includes a plate and an external connection terminal. The plate is molded in a resin mold section. A semiconductor memory chip is placed on the plate. The external connection terminal is exposed to the outer circumferential surface of the semiconductor storage device. The plate includes a plurality of exposed portions exposed to the outer circumferential surface of the resin mold section. The plurality of exposed portions is electrically insulated from each other inside the resin mold section.Type: GrantFiled: March 18, 2011Date of Patent: November 12, 2013Assignee: Kabushiki Kaisha ToshibaInventors: Junichi Asada, Taku Nishiyama, Atsuko Seki
-
Patent number: 8410587Abstract: An integrated circuit package system includes a leadframe with leads configured to provide electrical contact between an integrated circuit chip and an external electrical source. Configuring the leads to include outer leads, down set transitional leads, and down set inner leads. Connecting the integrated circuit chip electrically to the down set inner leads. Depositing an encapsulating material to prevent exposure of the down set inner leads.Type: GrantFiled: August 20, 2009Date of Patent: April 2, 2013Assignee: STATS ChipPAC Ltd.Inventors: Taesung Lee, Jae Soo Lee, Geun Sik Kim
-
Patent number: 8378470Abstract: A first semiconductor chip and a second semiconductor chip are overlapped with each other in a direction in which a first multilayer interconnect layer and a second multilayer interconnect layer are opposed to each other. When seen in a plan view, a first inductor and a second inductor are overlapped. The first semiconductor chip and the second semiconductor chip have non-opposed areas which are not opposed to each other. The first multilayer interconnect layer has a first external connection terminal in the non-opposed area, and the second multilayer interconnect layer has a second external connection terminal in the non-opposed area.Type: GrantFiled: September 2, 2010Date of Patent: February 19, 2013Assignee: Renesas Electronics CorporationInventors: Yasutaka Nakashiba, Kenta Ogawa
-
Patent number: 8334601Abstract: A method of manufacture of a package-on-package system includes: providing a package substrate; attaching a semiconductor die to the package substrate; forming an encapsulant around the semiconductor die to have a bottom exposed surface coplanar with a bottom surface of the package substrate and to have a top exposed surface with through openings extending therefrom through the bottom exposed surface; and creating through vias by applying solder into the through openings, the through vias coplanar with the bottom exposed surface of the encapsulant and coplanar with the top exposed surface of the encapsulant.Type: GrantFiled: June 27, 2011Date of Patent: December 18, 2012Assignee: Stats Chippac Ltd.Inventors: DongSam Park, Joungln Yang
-
Patent number: 8174105Abstract: A stacked semiconductor package includes a substrate and a plurality of semiconductor dice stacked on the substrate. Each semiconductor die includes a recess, and a discrete component contained in the recess encapsulated in a die attach polymer. The stacked semiconductor package also includes interconnects electrically connecting the semiconductor dice and discrete components, and an encapsulant encapsulating the dice and the interconnects.Type: GrantFiled: May 18, 2011Date of Patent: May 8, 2012Assignee: Micron Technology, Inc.Inventors: Chua Swee Kwang, Chia Yong Poo
-
Patent number: 8115286Abstract: An integrated circuit (IC) device includes a lead frame having a first and a second opposing surface and a plurality of lead fingers. A first die including a signal processor is mounted on the first surface of the lead frame while a second die is mounted on the second surface of the lead frame. The second die includes at least one sensor that senses at least one non-electrical parameter and has at least one sensor output that provides a sensing signal for the parameter. The sensor output is coupled to the signal processor for processing the sensing signal.Type: GrantFiled: October 16, 2009Date of Patent: February 14, 2012Assignee: Honeywell International Inc.Inventors: Wenwei Zhang, Len Muslek, Jamie Boyd, Mark Nesbitt, Martyn Dalziel
-
Publication number: 20110316131Abstract: A BGA type semiconductor device includes: a substrate having wirings and electrodes; a semiconductor element disposed on the substrate, having a rectangular plan shape, and a plurality of electrodes disposed along each side of the semiconductor element; a plurality of wires connecting the electrodes on the semiconductor element with the electrodes on the substrate; a heat dissipation member disposed on the substrate, covering the semiconductor element, and having openings formed in areas facing apex portions of the plurality of wires connected to the electrodes formed along each side of the semiconductor element; and a sealing resin member for covering and sealing the semiconductor element and heat dissipation member.Type: ApplicationFiled: February 9, 2011Publication date: December 29, 2011Applicant: FUJITSU SEMICONDUCTOR LIMITEDInventors: Tomoyuki Fukuda, Yoshihiro Kubota, Hiroshi Ohtsubo, Yuichi Asano
-
Patent number: 8022517Abstract: A semiconductor chip package includes a lead frame, an insulation member, a chip, bonding wires and a sealing member. The lead frame includes a plurality of first leads and a plurality of second leads. The second leads have a chip adhesion region. The insulation member fills a space between the second leads in the chip adhesion region. The chip is provided on at least one surface of the insulation member. The chip has single-side bonding pads. The bonding wires electrically connect the leads and the bonding pads. The sealing member covers the lead frame, the insulation member, the chip and the bonding wires. Since the space between the second leads is filled with the insulation member, voids may be prevented from occurring.Type: GrantFiled: November 7, 2008Date of Patent: September 20, 2011Assignee: SAMSUNG Electronics Co., Ltd.Inventors: Sung-Hwan Yoon, Sang-Wook Park, Min-Young Son
-
Patent number: 8008786Abstract: A semiconductor device is provided which comprises a substrate (501) having a plurality of bond pads (503) disposed thereon. Each bond pad has a major axis and a minor axis in a direction parallel to the substrate, and the ratio of the major axis to the minor axis increases with the distance of a bond pad from the center of the substrate.Type: GrantFiled: July 1, 2010Date of Patent: August 30, 2011Assignee: Freescale Semiconductor, Inc.Inventors: Tim V. Pham, Trent S. Uehling
-
Patent number: 7986048Abstract: A method of manufacture of a package-on-package system includes: providing a package substrate; attaching a semiconductor die to the package substrate; forming an encapsulant around the semiconductor die to have a bottom exposed surface coplanar with a bottom surface of the package substrate and to have a top exposed surface with through openings extending therefrom through the bottom exposed surface; and creating through vias by applying solder into the through openings.Type: GrantFiled: February 18, 2009Date of Patent: July 26, 2011Assignee: Stats Chippac Ltd.Inventors: DongSam Park, JoungIn Yang
-
Publication number: 20110163426Abstract: A dice rearrangement package structure is provided, which a dice having an active surface and a bottom surface, and a plurality of pads is disposed on the active surface; a package body is provided to cover the dices and the plurality of pads being exposed; one ends of plurality of metal traces is electrically connected to the each pads; a protection layer is provided to cover the active surface and the other ends of the exposed metal traces is electrically connected to the plurality of conductive elements, the characteristic in that the package body is a B-stage material.Type: ApplicationFiled: March 15, 2011Publication date: July 7, 2011Inventors: GENG-SHIN SHEN, Yu-Ren Chen
-
Patent number: 7964946Abstract: A semiconductor package includes a substrate having contacts, and a discrete component on the substrate in electrical communication with the contacts. The package also includes a semiconductor die on the substrate in electrical communication with the contacts, and a die attach polymer attaching the die to the substrate. The die includes a recess, and the discrete component is contained in the recess encapsulated in the die attach polymer. A method for fabricating the package includes the steps of: attaching the discrete component to the substrate, placing the die attach polymer on the discrete component and the substrate, pressing the die into the die attach polymer to encapsulate the discrete component in the recess and attach the die to the substrate, and then placing the die in electrical communication with the discrete component. An electronic system includes the semiconductor package mounted to a system substrate.Type: GrantFiled: August 26, 2010Date of Patent: June 21, 2011Assignee: Micron Technology, Inc.Inventors: Chua Swee Kwang, Chia Yong Poo
-
Patent number: 7911039Abstract: A component arrangement comprising a carrier, a component in a housing with electrical contacts and a moulding compound that encloses the carrier, the semiconductor component in the housing and the electrical contacts, wherein the component is applied on the carrier, and wherein the carrier is provided with holes, and a method for producing a component arrangement, wherein the carrier is provided with holes, the component is positioned on the carrier, the component is connected to the carrier, the component with the carrier is positioned in the leadframe, and this arrangement is enclosed by a moulding compound.Type: GrantFiled: September 25, 2007Date of Patent: March 22, 2011Assignee: Infineon Technologies AGInventors: Michael Bauer, Alfred Haimerl, Angela Kessler, Joachim Mahler, Wolfgang Schober
-
Patent number: 7906377Abstract: A fabrication method of a circuit board is provided. A substrate, a top pad, a base pad electrically connecting the top pad, and a top and a base solder resist layers are provided. The top and the base pads are disposed on two opposite surfaces of the substrate, respectively. The top solder resist layer having a first opening partially exposing the top pad and the base solder resist layer having a second opening partially exposing the base pad are disposed on the two surfaces, respectively. A conductive layer covering the base solder resist layer and the base pad is formed. A plating resist layer having a third opening is formed on the conductive layer. A current is applied to the conductive layer through the third opening for electroplating a pre-bump on the top pad. The plating resist layer and the conductive layer are then removed.Type: GrantFiled: April 29, 2009Date of Patent: March 15, 2011Assignee: VIA Technologies, Inc.Inventors: Wen-Yuan Chang, Wei-Cheng Chen, Yeh-Chi Hsu
-
Patent number: 7893527Abstract: A semiconductor plastic package and a method of fabricating the semiconductor plastic package are disclosed. A method of fabricating a semiconductor plastic package can include: providing a core board, which includes at least one pad, and which has a coefficient of thermal expansion of 9 ppm/° C. or lower; stacking a build-up insulation layer over the core board; forming an opening by removing a portion of the build-up insulation layer such that the pad is exposed to the exterior; and placing a semiconductor chip in the opening and electrically connecting the semiconductor chip with the pad. This method can be utilized to provide higher reliability in the connection between the semiconductor chip and the circuit board.Type: GrantFiled: July 2, 2008Date of Patent: February 22, 2011Assignee: Samsung Electro-Mechanics Co., Ltd.Inventors: Joon-Sik Shin, Nobuyuki Ikeguchi, Keungjin Sohn, Joung-Gul Ryu, Sang-Youp Lee, Jung-Hwan Park, Ho-Sik Park
-
Patent number: 7871863Abstract: An integrated circuit package system is provided forming a lead from a padless lead frame, and encapsulating the lead for supporting an integrated circuit die with a first molding compound for encapsulation with a second molding compound.Type: GrantFiled: September 24, 2008Date of Patent: January 18, 2011Assignee: Stats Chippac Ltd.Inventors: Zigmund Ramirez Camacho, Jose Alvin Caparas, Arnel Senosa Trasporto, Jeffrey D. Punzalan
-
Patent number: 7772104Abstract: A semiconductor device is provided which comprises a substrate (501) having a plurality of bond pads (503) disposed thereon. Each bond pad has a major axis and a minor axis in a direction parallel to the substrate, and the ratio of the major axis to the minor axis increases with the distance of a bond pad from the center of the substrate.Type: GrantFiled: February 2, 2007Date of Patent: August 10, 2010Assignee: Freescale Semiconductor, Inc.Inventors: Tim V. Pham, Trent S. Uehling
-
Patent number: 7745917Abstract: An integrated circuit package may include a plurality of interconnects, and an integrated package substrate coupled to the plurality of interconnects and comprising an integrated circuit package substrate core. A first surface of the integrated circuit package substrate core may define a depression.Type: GrantFiled: February 5, 2010Date of Patent: June 29, 2010Assignee: Intel CorporationInventors: Biju Chandran, Mitul Modi
-
Patent number: 7723831Abstract: A semiconductor package includes a substrate having contacts, and a discrete component on the substrate in electrical communication with the contacts. The package also includes a semiconductor die on the substrate in electrical communication with the contacts, and a die attach polymer attaching the die to the substrate. The die includes a recess, and the discrete component is contained in the recess encapsulated in the die attach polymer. A method for fabricating the package includes the steps of: attaching the discrete component to the substrate, placing the die attach polymer on the discrete component and the substrate, pressing the die into the die attach polymer to encapsulate the discrete component in the recess and attach the die to the substrate, and then placing the die in electrical communication with the discrete component. An electronic system includes the semiconductor package mounted to a system substrate.Type: GrantFiled: June 25, 2007Date of Patent: May 25, 2010Assignee: Micron Technology, Inc.Inventors: Chua Swee Kwang, Chia Yong Poo
-
Patent number: 7649198Abstract: The invention provides a method for fabricating a nano-array comprising the following steps. A template with a plurality of nano-holes is provided. A polymer is embossed by the template to integrally form a plurality of nano-protrusions thereon, and demolding to reveal the nano-protrusions. The nano-protrusion has a concave or convex top surface.Type: GrantFiled: August 25, 2006Date of Patent: January 19, 2010Assignee: Industrial Technology Research InstituteInventors: Chih-Chiang Chao, Po-Ling Shiao, Mei-Chun Lai
-
Patent number: 7608917Abstract: A power semiconductor module and an inverter apparatus in which a device or a joining part is not mechanically damaged even when the temperature in use becomes a high temperature in the range of 175 to 250° C., resulting in excellent reliability at high temperature retaining test and thermal cycling test. Low thermal expansion ceramic substrates are disposed above and below the device. A material having a coefficient of thermal expansion of 10 ppm/K or less is disposed between the ceramic substrates. In addition, an inorganic material having a coefficient of thermal expansion in the range of 2 to 6 ppm/K or less is disposed around the device.Type: GrantFiled: May 16, 2007Date of Patent: October 27, 2009Assignee: Hitachi, Ltd.Inventors: Ryoichi Kajiwara, Kazuhiro Suzuki, Toshiaki Ishii, Kazutoshi Itou
-
Publication number: 20090096071Abstract: A semiconductor package may include a semiconductor chip, a molding layer which molds the semiconductor chip, and an interconnection which extends crossing an interface between the semiconductor chip and the molding layer and connects the semiconductor chip to an outside, wherein a shape of the interconnection is changed along the extended length thereof. According to the present invention, even if a mechanical stress or a thermal stress is applied to an interconnection, a crack does not occur in the interconnection or the interconnection is not disconnected. Therefore, a reliability of the semiconductor package is improved.Type: ApplicationFiled: September 29, 2008Publication date: April 16, 2009Applicant: Samsung Electronics Co., Ltd.Inventors: Pyoung-Wan KIM, Eun-Chul AHN, Teak-Hoon LEE, Chul-Yong JANG
-
Patent number: 7408244Abstract: A semiconductor package includes a semiconductor chip electrically connected to a plurality of leads arranged at the periphery of the semiconductor chip wherein each of the leads is bent to have a first portion exposed from the upper surface of the semiconductor package and a second portion exposed from the lower surface of the semiconductor package. Both of the first portion and the second portion of each lead can be utilized for making external electrical connection.Type: GrantFiled: May 3, 2006Date of Patent: August 5, 2008Assignee: Advanced Semiconductor Engineering, Inc.Inventors: Yonggill Lee, Sangbae Park
-
Publication number: 20080012154Abstract: A method for forming a molded circuit board is provided. The method includes the steps of forming a circuit having a first section and a second section on a conductive substrate, the first section and the second section being coplanar; then deforming the conductive substrate by mold-pressing, so that the first section and the second section become non-coplanar; providing a plastic material to cover the circuit and the conductive substrate; curing the plastic material by injection-molding; and removing the conductive substrate to expose the circuit. The molded circuit board made by this method is also provided.Type: ApplicationFiled: July 12, 2007Publication date: January 17, 2008Applicant: MUTUAL-TEK INDUSTRIES CO., LTD.Inventor: Jung-Chien Chang
-
Publication number: 20070249154Abstract: A method of manufacturing a coreless packaging substrate is disclosed. The method can produce a coreless packaging substrate which comprises: at least a built-up structure having a first solder mask and a second solder mask, wherein a plurality of openings are formed in the first and second solder mask to expose the conductive pads of the built-up structure; and a plurality of solder bumps as well as solder layers formed on the conductive pads. Therefore, the invention can produce the coreless packaging substrate with high density of circuit layout, less manufacturing steps, and small size.Type: ApplicationFiled: November 16, 2006Publication date: October 25, 2007Applicant: Phoenix Precision Technology CorporationInventors: Bo-Wei Chen, Hsien-Shou Wang, Shih-Ping Hsu
-
Publication number: 20070141804Abstract: A substrate having target transfer regions thereon is provided. A sacrificial wafer is coated with a polymer layer with low adhesion to metals. A conductive layer is coated on the polymer layer and covered with a photoresist layer which is patterned to provide openings to the conductive layer. Thin film and passive or active device structures are formed on the conductive layer within the openings. The substrate is bonded to the sacrificial wafer wherein the thin film and passive or active device structures and the photoresist layer provide the bonding and wherein the thin film and passive or active device structures contact the substrate at the target transfer regions. The photoresist is stripped in a high frequency agitation bath wherein the photoresist separates from the sacrificial wafer and wherein the thin film and passive or active device structures separate from the polymer layer to complete transfer bonding.Type: ApplicationFiled: February 12, 2007Publication date: June 21, 2007Inventors: Chirayarikathuveedu Sankarapillai, Ranganathan Nagarajan, Mohanraj Soundarapandian
-
Patent number: 7230279Abstract: A memory card is provided. The memory card comprises a substrate, a plurality of electronic package devices, a molding compound and a plastic forming material. The substrate has at least a plurality of outer contacts and a plurality of inner contacts and the outer contacts are electrically connected to the inner contacts. The electronic package devices are located on the substrate and the electronic package devices electrically connect to the inner contacts, respectively. The molding compound is covering the electronic package devices and the corresponding inner contacts. The plastic forming material is covering the molding compound and the substrate, and the plastic forming material exposes the outer contacts.Type: GrantFiled: December 8, 2004Date of Patent: June 12, 2007Assignee: Advanced Flash Memory Card Technology Co., Ltd.Inventors: Cheng-Hsien Kuo, Ming-Jhy Jiang, Cheng-Kang Yu, Hui-Chuan Chuang
-
Publication number: 20070062637Abstract: A method for manufacturing electronic modules from a moulded module strip having a laminate including at least one conductive layer, and one or more dies and or surface mounted devices arranged on an upper surface of the laminate and embedded by a moulding compound, includes the steps of: cutting partway through the laminate reaching at least through the uppermost of the at least one conductive layers and thereby creating a cut of width in the laminate; applying a conductive coating covering the upper surface of the laminate, and further covering all surfaces of the cut, the conductive coating contacting the uppermost conductive layer in the laminate; singulating the moulded module strip into separate electronic modules by cutting all the way through the laminate by creating a second cut in said first cut, the second cut having a width d smaller than the width of the first cut.Type: ApplicationFiled: September 15, 2006Publication date: March 22, 2007Inventor: Hakan Sjoedin
-
Patent number: 7091595Abstract: The invention relates to a semiconductor device with a semiconductor chip and a rewiring layer, the semiconductor chip being embedded in a housing plastics composition by its rear side contact. The active top side of the semiconductor chip forms a coplanar overall top side with the top side of the housing plastics composition. The rear side contact is led to the overall top side via a flat conductor sheet tape, so that the rear side contact of the semiconductor chip can be accessed from the overall top side.Type: GrantFiled: November 10, 2004Date of Patent: August 15, 2006Assignee: Infineon Technologies, AGInventors: Edward Fuergut, Hermann Vilsmeier, Holger Woerner