Flexible Insulating Substrates (epo) Patents (Class 257/E23.065)
-
Patent number: 7420270Abstract: A chip-on-film package may include a tape wiring substrate, a semiconductor chip mounted on the tape wiring substrate, and a molding compound provided between the semiconductor chip and the tape wiring substrate. The tape wiring substrate may include a film having upper and lower surfaces. Vias may penetrate the film. An upper metal layer may be provided on the upper surface of the film and include input terminal patterns and/or output terminal patterns. The input terminal patterns may include ground terminal patterns and/or power terminal patterns. A lower metal layer may be provided on the lower surface of the film and include a ground layer and/or a power layer. The ground layer and the power layer may cover at least a chip mounting area.Type: GrantFiled: February 28, 2006Date of Patent: September 2, 2008Assignee: Samsung Electronics Co., Ltd.Inventors: Si-Hoon Lee, Eun-Seok Song
-
Chip-embedded support-frame board wrapped by folded flexible circuit for multiplying packing density
Patent number: 7408253Abstract: The present invention includes a chip-embedded support-frame wrapped-by-flex-circuit package assembly. The package assembly includes a flex circuit having a plurality of patterned connecting-traces. The package assembly further includes a plurality of semiconductor chips mounted on the flex circuits wherein the semiconductor chips having a plurality of contact terminals connected to corresponding connecting traces on the flex circuit. The package assembly further includes a support frame-board having an edge surface placed along predefined folded lines on the flex circuit. The frame-board has a plurality of open spaces for disposing each of the semiconductor chips therein. The flex circuit is provided for folding onto the support frame along the predefined folded lines to form the chip-embedded support-frame wrapped-by-flex-circuit package.Type: GrantFiled: March 30, 2005Date of Patent: August 5, 2008Inventor: Paul T. Lin -
Patent number: 7405475Abstract: A tape automated bonding (TAB) structure which includes a flex tape having a conductive lead pattern formed thereon. The conductive lead pattern includes a plurality of leads configured to form an inner lead bond (ILB) portion of the TAB structure. At least one of the plurality of leads is internally routed and has a contact exposed interior to the ILB portion of the TAB structure.Type: GrantFiled: March 8, 2007Date of Patent: July 29, 2008Assignee: Cardiac Pacemakers, Inc.Inventors: Nick A. Youker, Ronald L. Anderson, John E. Hansen
-
Publication number: 20080173477Abstract: A circuit board includes a film substrate, a plurality of wiring layers arranged in order on the film substrate, and bumps formed on the wiring layers, respectively. Each of the bumps is provided across a longitudinal direction of a corresponding one of the wiring layers so as to extend over regions on both sides of the wiring layer above the insulating substrate, and a cross sectional shape of the bump taken in the width direction of the wiring layer is such that a central portion is higher than portions on both sides of the central portion. Accordingly, the bumps formed on the wiring layers can be held with strength sufficient for practical use against the force applied in the lateral direction.Type: ApplicationFiled: September 17, 2007Publication date: July 24, 2008Applicant: MATSUSHITA ELECTRIC INDUSTRIAL CO., LTD.,Inventors: Hiroyuki Imamura, Nobuyuki Koutani
-
Patent number: 7393718Abstract: A semiconductor device that does not include a molded body or package. The semiconductor device includes a substrate and a die coupled to the substrate. The die is coupled to the substrate such that the source and gate regions of the die, assuming a MOSFET-type device, are coupled to the substrate. Solder balls are provided adjacent to the die such that when the semiconductor device is coupled to a printed circuit board, the exposed surface of the serves as the drain connections while the solder balls serve as the source and gate connections.Type: GrantFiled: August 11, 2005Date of Patent: July 1, 2008Assignee: Fairchild Semiconductor CorporationInventor: Rajeev Joshi
-
Patent number: 7372130Abstract: A semiconductor device includes: an insulating tape having a device hole and a plurality of holes; a plurality of leads formed on one surface of the tape and extending at one end into the device hole and at the other end into the holes; a semiconductor chip having a plurality of electrodes on a main surface thereof, being connected with the leads extending into the device hole; an encapsulant formed of an insulating resin, the leads and a predetermined portion of the tape; bump electrodes provided on one surface of the leads; slits provided in the tape between the encapsulant and the bump electrodes and extending along a column of the bump electrodes; and a warp prevention reinforcement made of an insulating film and formed over the tape; wherein the semiconductor chip and the bump electrodes are connected to one and the same surface side of the leads.Type: GrantFiled: August 20, 2004Date of Patent: May 13, 2008Assignee: Elpida Memory, Inc.Inventors: Koya Kikuchi, Noriou Shimada, Keiyo Kusanagi, Akihiko Hatasawa, Yutaka Kagaya
-
Patent number: 7372139Abstract: A semiconductor chip package may include a substrate, which may have bonding pads formed thereon. A semiconductor chip mounted on the substrate may have chip pads, and electrical connections for connecting the chip pads of the semiconductor chip to the substrate bonding pads. The semiconductor chip and the electrical connections on the substrate may be encapsulated, and a board attached to a portion of a surface of the substrate may not be encapsulated.Type: GrantFiled: April 19, 2005Date of Patent: May 13, 2008Assignee: Samsung Electronics Co., Ltd.Inventors: Hee-seok Lee, Kyung-lae Jang
-
Patent number: 7368805Abstract: In the semiconductor device of the present invention, there are provided output terminals on two sides perpendicular to one of four sides which is nearest output outer leads of a liquid crystal driver chip mounted to a flexible substrate. The wires extending from the inner leads connected to the output terminals to the output outer leads do not need to travel around a liquid crystal driver chip. The flexible substrate can be scaled down. Yields can be increased.Type: GrantFiled: September 20, 2005Date of Patent: May 6, 2008Assignee: Sharp Kabushiki KaishaInventor: Katsuyuki Naitoh
-
Patent number: 7353595Abstract: A tape substrate includes IC lands electrically connected to pins of a driver IC (integrated circuit), circuit board terminal lands electrically connected to an external circuit board, test lands for testing the driver IC mounted on the tape substrate, and a plating terminal used for plating the land. The test lands are arranged in a matrix. The plating terminal is disposed so as to surround the IC lands, the circuit board terminal lands, and the test lands.Type: GrantFiled: December 16, 2004Date of Patent: April 8, 2008Assignee: Brother Kogyo Kabushiki KaishaInventor: Koji Ito
-
Publication number: 20080061432Abstract: The present invention provides a semiconductor device tape carrier formed of an insulative tape 1 of a thin film, which becomes a semiconductor device by conducting a plurality of wire patterns 11 on its surface to a bump 23 of a semiconductor element 21 and being sealed by an insulative resin 22, wherein: an outer dimension of the semiconductor device in a carriage direction of the insulative tape 1 is greater than an integral multiple X (X=1, 2, 3, 4, 5, . . . ) of a pitch interval of sprocket holes 2, which are openings formed to carry the insulative tape 1, and not more than: the integral multiple X+a decimal Y (0?Y?1), and the tape pitch for a single semiconductor device is set to the integral multiple X+a decimal Y (0?Y?1).Type: ApplicationFiled: September 6, 2007Publication date: March 13, 2008Inventors: Toshiharu Seko, Kenji Toyosawa
-
Patent number: 7342311Abstract: A peel and stick electronic system comprises a silicone body, and at least one electronic unit operatively connected to the silicone body. The electronic system is produce by providing a silicone layer on a substrate, providing a metal layer on the silicone layer, and providing at least one electronic unit connected to the metal layer.Type: GrantFiled: January 5, 2006Date of Patent: March 11, 2008Assignee: Lawrence Livermore National Security, LLCInventors: Peter A. Krulevitch, Mariam N. Maghribi, William J. Benett, Julie K. Hamilton, Klint A. Rose, James Courtney Davidson, Mark S. Strauch
-
Patent number: 7339262Abstract: A tape circuit substrate and semiconductor apparatus employing the same, and a method for forming a tape circuit substrate may reduce or eliminate electromagnetic interference (EMI) and provide a substrate or apparatus which can supply a more stable power supply voltage. The tape circuit substrate may include an insulation film and a wiring pattern formed on the insulation film to define an electronic device-mounting region and including a ground electrode. The tape circuit substrate may include a ground electrode pattern formed at the electronic device-mounting region so as to be insulated from the wiring pattern, except where the ground electrode pattern is connected to the ground electrode.Type: GrantFiled: July 28, 2004Date of Patent: March 4, 2008Assignee: Samsung Electronics Co., LtdInventors: Dae-Woo Son, Sa-Yoon Kang, Kwan-Jai Lee
-
Patent number: 7335973Abstract: A package includes a flexible substrate with a first region and a second region, an encapsulated die supported by the first region, and a conformable fold adhesive introduced between the encapsulated die and the flexible substrate. The second region of the flexible substrate is folded over the surface of the encapsulated die.Type: GrantFiled: February 21, 2006Date of Patent: February 26, 2008Assignee: Intel CorporationInventors: Rahul N. Manepalli, Karen Y. Paghasian, Shinobu Kourakata, Ruel D R Aranda
-
Patent number: 7335975Abstract: The present invention stacks packaged integrated circuits into modules that conserve PWB or other board surface area. The invention provides techniques and structures for aggregating chip scale-packaged integrated circuits (CSPs) or leaded packages with other CSPs or with monolithic or stacked leaded packages into modules that conserve PWB or other board surface area. The present invention can be used to advantage with packages of a variety of sizes and configurations ranging from larger packaged base elements having many dozens of contacts to smaller packages such as, for example, die-sized packages such as DSBGA. In a preferred embodiment devised in accordance with the present invention, a base element CSP and a support element CSP are aggregated through a flex circuit having at least two conductive layers that are patterned to selectively connect the two CSP elements.Type: GrantFiled: October 5, 2004Date of Patent: February 26, 2008Assignee: Staktek Group L.P.Inventors: James W. Cady, James Wilder, David L. Roper, Russell Rapport, James Douglas Wehrly, Jr., Jeffrey Alan Buchle
-
Patent number: 7279778Abstract: A semiconductor package including a flexible tape having a mounting portion and an extended portion, a plurality of arrayed connection electrodes provided on the mounting portion of the flexible tape, and a semiconductor chip mounted on the mounting portion of the flexible tape. The semiconductor package further includes a high-speed signal electrode formed at the front end of the extended portion of the flexible tape, and a transmission line provided on the flexible tape for connecting the semiconductor chip and the high-speed signal electrode. A stiffener is mounted on the mounting portion of the flexible tape.Type: GrantFiled: June 3, 2005Date of Patent: October 9, 2007Assignee: Fujitsu LimitedInventor: Tadashi Ikeuchi
-
Publication number: 20070187806Abstract: A semiconductor chip package mounting structure may mount a semiconductor chip package on a module board by implementing a flexible circuit board. The semiconductor chip package may be electrically connected to a first surface of the flexible circuit board and the module board may be electrically connected to a second surface of the flexible circuit board.Type: ApplicationFiled: August 17, 2006Publication date: August 16, 2007Inventors: Min-Woo Kim, Sung-Wook Hwang, Gwang-Man Lim
-
Patent number: 7256496Abstract: A semiconductor device includes at least one semiconductor constructing body provided on one side of a base member, and having a semiconductor substrate and a plurality of external connecting electrodes provided on the semiconductor substrate. An insulating layer is provided on the one side of the base member around the semiconductor constructing body. An adhesion increasing film is formed between the insulating layer, and at least one of the semiconductor constructing body and the base member around the semiconductor constructing body, for preventing peeling between the insulating layer and the at least one of the semiconductor constructing body and base member.Type: GrantFiled: June 1, 2005Date of Patent: August 14, 2007Assignee: Casio Computer Co., Ltd.Inventors: Osamu Okada, Hiroyasu Jobetto
-
Publication number: 20070158802Abstract: The present invention provides a system and method for employing leaded packaged memory devices in memory cards. Leaded packaged ICs are disposed on one or both sides of a flex circuitry structure to create an IC-populated structure. In a preferred embodiment, leads of constituent leaded IC packages are configured to allow the lower surface of the leaded IC packages to contact respective surfaces of the flex circuitry structure. Contacts for typical embodiments are supported by a rigid portion of the flex circuitry structure and the IC-populated structure is disposed in a casing to provide card structure for the module.Type: ApplicationFiled: May 16, 2006Publication date: July 12, 2007Inventor: James Wehrly
-
Patent number: 7239024Abstract: A semiconductor package is disclosed with a recess (51) for an integrated circuit die (52). The recess is made by bending or deforming all layers of a package substrate, and therefore the recess contains circuitry to connect to the integrated circuit die. The integrated circuit die is electrically connected to the package substrate by either wirebonds (53a), TAB or die solder balls (53b). The package substrate (50), a single sided printed wiring board, has a thick metal core (100) and one or more thin build up layers.Type: GrantFiled: November 19, 2003Date of Patent: July 3, 2007Inventor: Thomas Joel Massingill
-
Patent number: 7217990Abstract: A tape package in which a test pad is formed on a reverse surface is provided. The test pad is disposed on a reverse surface of a base film through a through hole of the base film. Accordingly, shapes of the test pads are standardized so that a universal probe card can be used. A pitch between the test pads is wide so that the accuracy in an electric test of the tape package is increased. A total length of the tape package is reduced.Type: GrantFiled: January 5, 2004Date of Patent: May 15, 2007Assignee: Samsung Electronics Co., Ltd.Inventor: Ye-Chung Chung
-
Patent number: 7190080Abstract: A semiconductor chip assembly includes a semiconductor chip that includes a conductive pad, a conductive trace that includes a routing line and a pillar, a connection joint that electrically connects the routing line and the pad, and an encapsulant. The routing line extends laterally from the pillar towards the chip, the pillar includes tapered sidewalls, and the chip and the pillar are embedded in the encapsulant and extend vertically beyond the routing line in the same direction.Type: GrantFiled: November 17, 2003Date of Patent: March 13, 2007Assignee: Bridge Semiconductor CorporationInventors: Chuen-Rong Leu, Charles W. C. Lin
-
Patent number: 7186584Abstract: First and second electrodes and first and second electrical connection portions are overlapped and electrically connected. A first substrate includes: an attachment portion, a connection portion and an extension portion, the attachment portion being attached to the second substrate, the connection portion being connected to the attachment portion and positioned outside the second substrate, and the extension portion being extending from the connection portion along an edge of the second substrate without overlapping the second substrate. The first electrical connection sections are formed on the extension portion of the first substrate.Type: GrantFiled: April 4, 2005Date of Patent: March 6, 2007Assignee: Seiko Epson CorporationInventor: Nobuaki Hashimoto
-
Patent number: 7176072Abstract: A method of fabricating strained silicon devices for transfer to glass for display applications includes preparing a wafer having a silicon substrate thereon; forming a relaxed SiGe layer on the silicon substrate; forming a strained silicon layer on the relaxed SiGe layer; fabricating an IC device on the strained silicon layer; depositing a dielectric layer on the wafer to cover a gate module of the IC device; smoothing the dielectric; implanting ions to form a defect layer; cutting the wafer into individual silicon dies; preparing a glass panel and the silicon dies for bonding; bonding the silicon dies onto the glass panel to form a bonded structure; annealing the bonded structure; splitting the bonded structure along the defect layer; removing the remaining silicon layer from the silicon substrate and relaxed SiGe layer on the silicon die on the glass panel; and completing the glass panel circuitry.Type: GrantFiled: January 28, 2005Date of Patent: February 13, 2007Assignee: Sharp Laboratories of AMerica, IncInventors: Jong-Jan Lee, Jer-Shen Maa, Sheng Teng Hsu
-
Patent number: 7170145Abstract: A semiconductor chip 6 is mounted on a flexible substrate 1 wherein internal connecting electrodes 4 to be connected to protruding electrodes 7 on an element surface of the semiconductor chip 6 and wires 3 for connecting the internal connecting electrodes 4 and the external connecting electrodes to be connected to external devices are provided on a surface of an insulating film 2. The internal connecting electrodes 4, the wires 3 and the surface of the insulating film 2 are coated with a protective film 5. The protruding electrodes 7 and the internal connecting electrodes 4 are connected by arranging the element surface of the semiconductor chip 6 to face the flexible substrate 1 and causing the protruding electrodes 7 on the element surface to pierce the protective film 5. This semiconductor device manufacturing method makes it possible to prevent ion migration and reduce occurrence of short circuit between wires.Type: GrantFiled: March 25, 2004Date of Patent: January 30, 2007Assignee: Sharp Kabushiki KaishaInventor: Katsuyuki Naitoh
-
Patent number: 7154171Abstract: A semiconductor stacking structure has a semiconductor device. A flexible substrate is coupled to a bottom surface of the semiconductor device. The flexible substrate is folded over on at least two sides to form flap portions. The flap portions are coupled to an upper surface of the first semiconductor device and covers only a portion of the upper surface of the semiconductor device.Type: GrantFiled: February 22, 2002Date of Patent: December 26, 2006Assignee: Amkor Technology, Inc.Inventor: Akito Yoshida
-
Patent number: 7145249Abstract: Some embodiments of the present invention relate to a semiconducting device that includes an interposer having a fold which divides the interposer into a first section and a second section. A first die is attached to a first surface of the interposer at the first and second sections of the interposer. The semiconducting device further includes a contact that is attached to the first surface of the interposer at the first section and the second section. A second die is attached to a second surface of the interposer such that the second die is stacked onto the first die and is electrically coupled to the first die by the contact and conductive paths that are part of the interposer.Type: GrantFiled: March 29, 2004Date of Patent: December 5, 2006Assignee: Intel CorporationInventors: Iwen Chao, Steve R. Eskildsen
-
Patent number: 7144758Abstract: First bump electrodes are arrayed in a straight line along a first side of a semiconductor chip. Second bump electrodes are more narrowly arrayed in a zigzag arrangement along a second side of the chip. By carrying out an injection of a sealing resin from the second side on which the second bump electrodes are arrayed, a surface of the semiconductor chip that is subjected to face-down mounting on a film substrate is sealed.Type: GrantFiled: May 19, 2004Date of Patent: December 5, 2006Assignee: Seiko Epson CorporationInventor: Hideki Yuzawa
-
Patent number: 7132746Abstract: A process and electronic assembly for conducting heat from a semiconductor circuit device mounted to a substrate. The substrate is supported by a housing member equipped with a heat-conductive member. A surface of the device opposite the substrate is bonded to the heat-conductive member with a solder joint formed of indium and optionally one or more alloying constituents that increase the melting temperature of the solder joint above that of indium. The housing member, substrate, and device are assembled so that an indium-containing solder material is present between the heat-conductive member and the surface of the device opposite the substrate. The solder material is then reflowed to form the solder joint. The alloying constituent(s) are preferably introduced into the solder joint during reflow.Type: GrantFiled: August 18, 2003Date of Patent: November 7, 2006Assignee: Delphi Technologies, Inc.Inventors: Scott D. Brandenburg, Bruce A. Myers
-
Publication number: 20060220217Abstract: The connection member has a conductor portion (13) and a dummy pattern portion (15) both formed of a metallic conductor and arranged on a base (11). The conductor portion (13) and the dummy pattern portion (15) are formed by etching. The dummy pattern portion (15) has a positioning portion (21) formed by etching away the metallic conductor. The base (11) has a positioning hole (21) formed by applying laser light having a wavelength of 1500 nm or more to the positioning portion.Type: ApplicationFiled: March 28, 2006Publication date: October 5, 2006Inventors: Takushi Yoshida, Seiya Takahashi, Hiroshi Akimoto
-
Patent number: 7115980Abstract: An electro-optical device includes: a first substrate having an end edge; a second substrate that has an edge crossing the end edge and a plurality of first wiring lines crossing the end edge, the second substrate having flexibility and being connected to the first substrate so as to overlap the end edge; and first reinforcing members provided on the second substrate so as to cross the end edge, in a region between the plurality of first wiring lines and a portion where the end edge and the edge cross each other.Type: GrantFiled: September 19, 2005Date of Patent: October 3, 2006Assignee: Seiko Epson CorporationInventors: Sakiko Miyagawa, Shinichi Kobayashi
-
Publication number: 20060214282Abstract: A flexible printed wiring board comprises a wiring pattern that is made of conductive metal on the surface of an insulating base film and that is protected by bonding an insulating cover layer film to the surface of the wiring pattern in such a manner that the terminal section of the wiring pattern is exposed, wherein the size of the cover layer film is specified previously in such a manner that the shape of the cover layer film is almost same as that of the wiring pattern area from which the terminal section is excluded, from a viewpoint of projection, and the cover layer film is bonded to the wiring pattern area from which the terminal section is excluded. Also disclosed is a method for fabricating a flexible printed wiring board, and a semiconductor device, all that can prevent film edges from peeling and bubbles from being formed in a cover layer film when the cover layer film is bonded to the surface of the wiring pattern.Type: ApplicationFiled: March 21, 2006Publication date: September 28, 2006Applicant: Mitsui Mining & Smelting Co., Ltd.Inventor: Ken Sakata
-
Patent number: 7109575Abstract: Provided are a flexible film package module and a method of manufacturing the same that can be adapted for manufacture at lower cost and/or to adapt the characteristics of the flexible film package module for specific applications. The lower-cost flexible film package module includes a tape film that combines both a first insulating substrate, typically formed from a higher-cost polyimide material, and a second insulating substrate, typically formed from an insulating material or materials that are less expensive and/or provide modified performance when compared with the first insulating material. Both the first and second substrates will include complementary circuit patterns that will be electrically and physically connected to allow the composite substrate to function as a unitary substrate. The first and second substrates will also include connection regions that may be adapted for connection to printed circuit boards and/or electronic devices such as liquid crystal displays.Type: GrantFiled: June 8, 2004Date of Patent: September 19, 2006Assignee: Samsung Electronics Co., Ltd.Inventors: Sa-Yoon Kang, Dong-Han Kim, Ye-Chung Chung