Additional Leads Joined To Metallizations On Insulating Substrate, E.g., Pins, Bumps, Wires, Flat Leads (epo) Patents (Class 257/E23.068)
E Subclasses
-
Publication number: 20110309493Abstract: Device and method for an electronic device package is disclosed. The electronic device package includes a first pad, a second pad and an encapsulation surrounding the first and second pad, wherein the encapsulation includes a first opening underneath the first pad and a second opening underneath the second pad. A first bump is arranged in the first opening and a second bump is arranged in the second opening, wherein the encapsulation mechanically locks the first bump to the first pad and the second bump to the second pad.Type: ApplicationFiled: June 22, 2010Publication date: December 22, 2011Inventors: Soon Lock Goh, Swee Kah Lee, Chin Wei Ronnie Tan
-
Publication number: 20110309494Abstract: Various embodiments of the present invention include a semiconductor device and a fabrication method therefor, the semiconductor device including a first semiconductor chip disposed on a substrate, a first sealing resin sealing the first semiconductor chip, a built-in semiconductor device disposed on the first sealing resin, and a second sealing resin sealing the first sealing resin and the built-in semiconductor device and covering a side surface of the substrate. According to an aspect of the present invention, it is possible to provide a high-quality semiconductor device and a fabrication method therefor, in which downsizing and cost reduction can be realized.Type: ApplicationFiled: December 10, 2010Publication date: December 22, 2011Inventors: Masanori ONODERA, Kouichi MEGURO, Junji TANAKA
-
Publication number: 20110304043Abstract: A semiconductor device comprises a semiconductor chip which comprises mode-set terminals, and mode-set wiring lines respectively connected to the mode-set terminals, a sealing layer which covers the semiconductor chip and also covers a land of a first mode-set wiring line that is one of the mode-set wiring lines, the sealing layer including a mode-set via hole formed above a land of a second mode-set wiring line, the second mode-set wiring line being one of the mode-set wiring lines and being different from the first mode-set wiring line, a mode-set embedded conductor provided within the mode-set via hole to be connected to the second mode-set wiring line, and a mode-set conductive pattern which is connected to the mode-set embedded conductor and which is provided on the sealing layer above the land of the first mode-set wiring line.Type: ApplicationFiled: June 3, 2011Publication date: December 15, 2011Applicant: CASIO COMPUTER CO., LTD.Inventor: Shinji Wakisaka
-
Publication number: 20110304041Abstract: A chip package comprises a chip, a plurality of bumps, and a die-attaching tape where the bumps are jointed to the corresponding bonding pads on the active surface of the chip. The die-attaching tape consists of a wiring core, a first dielectric adhesive, and a second dielectric adhesive where the wiring core is sandwiched between the first dielectric adhesive and the second dielectric adhesive. The wiring core is of a thickness of a dielectric material and includes a plurality of conductive traces separated by the dielectric material. The conductive traces are also of the thickness of the dielectric material. The die-attaching tape is attached to the active surface of the chip by the first dielectric adhesive to make the bumps penetrate the first dielectric adhesive and joint to the corresponding conductive traces.Type: ApplicationFiled: July 7, 2010Publication date: December 15, 2011Inventor: Chi-Yuan CHUNG
-
Publication number: 20110304042Abstract: A work piece includes a copper bump having a top surface and sidewalls. A protection layer is formed on the sidewalls, and not on the top surface, of the copper bump. The protection layer includes a compound of copper and a polymer, and is a dielectric layer.Type: ApplicationFiled: July 29, 2010Publication date: December 15, 2011Applicant: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Jing-Cheng Lin, Ya-Hsi Hwung, Hsin-Yu Chen, Po-Hao Tsai, Yan-Fu Lin, Cheng-Lin Huang, Fang Wen Tsai, Wen-Chih Chiou
-
Publication number: 20110298122Abstract: High density circuit modules are formed by stacking integrated circuit (IC) chips one above another. Unused input/output (I/O) locations on some of the chips can be used to connect other I/O locations, resulting in decreased impedance between the chips. Additional apparatus, systems, and methods are disclosed.Type: ApplicationFiled: August 12, 2011Publication date: December 8, 2011Inventor: Paul A. Silvestri
-
Publication number: 20110298123Abstract: A bump has a non-metal sidewall spacer on a lower sidewall portion of Cu pillar, and a metal top cap on a top surface and an upper sidewall portion of the Cu pillar. The metal top cap is formed by an electroless or immersion plating technique after the non-metal sidewall spacer formation.Type: ApplicationFiled: June 2, 2010Publication date: December 8, 2011Applicant: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Chien Ling HWANG, Hui-Jung TSAI, Yi-Wen WU, Chung-Shi LIU
-
Publication number: 20110298124Abstract: A semiconductor structure is provided. By using a composite bump with replace of a gold bump, the consumption of gold can be reduced and the manufacturing cost can be decreased accordingly. Moreover, by using an encapsulation material formed on a metal layer, the heat transferring efficiency of the semiconductor structure can be improved and the stability thereof can be increased.Type: ApplicationFiled: October 6, 2010Publication date: December 8, 2011Applicant: Chipmos Technologies Inc.Inventor: Geng-Shin Shen
-
Patent number: 8072069Abstract: A semiconductor device includes at least a wiring board, a semiconductor chip that is mounted on one face side of the wiring board, connection pads that are formed on the one face side of the wiring board, and connect through bonding wires to electrode pads on the semiconductor chip, and bumps disposed on another face side of the wiring board; the semiconductor chip is disposed such that four chip sides face corners of the wiring board, and each chip corner is near one of the outer peripheral sides of the wiring board; and, on one face of the wiring board are provided corner regions which are enclosed by the chip sides of the semiconductor chip and the corners of the wiring board, and the connection pads are disposed in these corner regions.Type: GrantFiled: May 22, 2009Date of Patent: December 6, 2011Assignee: Elpida Memory, IncInventor: Seiya Fujii
-
Patent number: 8072068Abstract: A semiconductor device according to the present invention includes: a semiconductor chip; a sealing resin layer formed on the semiconductor chip; and a post electrode formed in a through-hole penetrating through the sealing resin layer in a thickness direction, and having a hemispheric top surface.Type: GrantFiled: May 20, 2009Date of Patent: December 6, 2011Assignee: Rohm Co., Ltd.Inventor: Tatsuya Sakamoto
-
Patent number: 8072067Abstract: A semiconductor structure including a substrate, an insulating layer, a composite pad structure, a passivation layer, and a bump is provided. A circuit structure is disposed on the substrate. The insulating layer covers the substrate and has a first opening exposing the circuit structure. The composite pad structure includes a first conductive layer, a barrier layer, and a second conductive layer which are sequentially disposed. The composite pad structure is disposed on the insulating layer and fills the first opening to electrically connect to the circuit structure. The passivation layer covers the composite pad structure and has a second opening exposing the composite pad structure. The bump fills the second opening and electrically connects to the composite pad structure.Type: GrantFiled: May 6, 2009Date of Patent: December 6, 2011Assignee: Winbond Electronics Corp.Inventors: Ming-Chung Chian, Tsan-Yao Cheng, Li-Cheng Lin, Hong-Hsiang Tsai
-
Publication number: 20110291260Abstract: A semiconductor encapsulation adhesive composition comprising (a) an epoxy resin, (b) a curing agent and (c) an antioxidant.Type: ApplicationFiled: May 26, 2010Publication date: December 1, 2011Applicant: HITACHI CHEMICAL COMPANY, LTD.Inventors: Kazutaka Honda, Tetsuya Enomoto, Yuuki Nakamura
-
Publication number: 20110291261Abstract: An apparatus, system, and method are disclosed for connecting integrated circuit devices. A plurality of primary electrically conductive contacts and a plurality of primary electrically conductive pillars are electrically coupled to a primary integrated circuit device. The plurality of primary electrically conductive contacts form a pattern corresponding to secondary electrically conductive contacts disposed on one or more secondary integrated circuit devices. The plurality of primary electrically conductive pillars extends away from the primary integrated circuit device. The plurality of primary electrically conductive pillars forms a pattern that corresponds to substrate electrically conductive contacts that are disposed on a substrate.Type: ApplicationFiled: May 27, 2010Publication date: December 1, 2011Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Thomas J. Fleischman, Eric D. Perfecto, Sudipta K. Ray
-
Publication number: 20110291268Abstract: A semiconductor wafer structure comprises a first surface and a second surface opposite to the first surface, a plurality of chip areas formed on the first surface, a plurality of through-silicon holes formed in each of the plurality of chip areas connecting the first surface and the second surface, and a through-silicon-via (TSV) electrode structure formed in each through-silicon hole. Each through-silicon-via electrode structure comprises a dielectric layer formed on the inner wall of the through-silicon hole, a barrier layer formed on the inner wall of the dielectric layer and defining a vacancy therein, a filling metal layer filled into the vacancy, a first end of the filling metal layer being lower than the first surface forming a recess, and a soft metal cap connecting to and overlaying the first end of the filling metal layer, wherein a portion of the soft metal cap is formed in the recess and the soft metal cap protrudes out of the first surface.Type: ApplicationFiled: August 16, 2010Publication date: December 1, 2011Inventors: David Wei WANG, An-Hong Liu, Hsiang-Ming Huang, Yi-Chang Lee
-
Publication number: 20110291262Abstract: A device includes a work piece including a metal bump; and a dielectric layer having a portion directly over the metal bump. The metal bump and a surface of the portion of the dielectric layer form an interface. A metal finish is formed over and contacting the metal bump. The metal finish extends from over the dielectric layer to below the interface.Type: ApplicationFiled: May 28, 2010Publication date: December 1, 2011Applicant: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Wen-Wei Shen, Chen-Shien Chen, Chen-Cheng Kuo, Ming-Fa Chen, Rung-De Wang
-
Publication number: 20110291269Abstract: In a stacked semiconductor device, a Peltier element may be incorporated as a distributed element so as to provide active heat transfer from a high power device into a low power device, thereby achieving superior temperature control in stacked device configurations. For example, a CPU and a dynamic RAM device may be provided as a stacked configuration, wherein waste heat of the CPU may be efficiently distributed into the low power memory device.Type: ApplicationFiled: April 29, 2011Publication date: December 1, 2011Applicant: GLOBALFOUNDRIES INC.Inventors: Uwe Griebenow, Jan Hoentschel, Thilo Scheiper, Sven Beyer
-
Publication number: 20110291272Abstract: A chip structure includes a semiconductor substrate, an interconnecting metallization structure, a passivation layer, a circuit layer and a bump. The interconnecting metallization structure is over the semiconductor substrate. The passivation layer is over the interconnecting metallization structure. The circuit layer is over the passivation layer. The bump is on the circuit layer, and the bump is unsuited for being processed using a reflow process.Type: ApplicationFiled: August 10, 2011Publication date: December 1, 2011Applicant: MEGICA CORPORATIONInventors: Mou-Shiung Lin, Chiu-Ming Chou
-
Publication number: 20110291267Abstract: A semiconductor wafer structure comprises a first surface and a second surface opposite to the first surface, a plurality of chip areas formed on the first surface, a plurality of through-silicon holes formed in each of the plurality of chip areas connecting the first surface and the second surface, and a through-silicon-via (TSV) electrode structure formed in each through-silicon hole. Each through-silicon-via electrode structure comprises a dielectric layer formed on the inner wall of the through-silicon hole, a barrier layer formed on the inner wall of the dielectric layer and defining a vacancy therein, a filling metal layer filled into the vacancy, a first end of the filling metal layer being lower than the first surface forming a recess, and a soft metal cap connecting to and overlaying the first end of the filling metal layer, wherein a portion of the soft metal cap is formed in the recess and the soft metal cap protrudes out of the first surface.Type: ApplicationFiled: August 16, 2010Publication date: December 1, 2011Inventors: David Wei Wang, An-Hong Liu, Hsiang-Ming Huang, Yi-Chang Lee
-
Publication number: 20110285017Abstract: A method for producing an optoelectronic device includes providing a carrier, applying at least one first metal layer on the carrier, providing at least one optical component, applying at least one second metal layer on the at least one optical component, and mechanically connecting the carrier to the at least one optical component by the at least one first and the at least one second metal layer, wherein the connecting includes friction welding or is friction welding.Type: ApplicationFiled: November 2, 2009Publication date: November 24, 2011Applicant: OSRAM OPTO SEMICONDUCTORS GMBHInventors: Patrick Ninz, Herbert Brunner
-
Publication number: 20110285014Abstract: A package structure and a package process are proposed in using pillar bumps to connect an upper second chip and through silicon vias of a lower first chip, wherein a gap between the first chip and the second chip can be controlled by adjusting a height of the pillar bumps. In other words, the pillar bumps compensate the height difference between the first chip and a molding compound surrounding the first chip so as to ensure the bondibility between the pillar bumps and the corresponding through silicon vias and improve the process yield. Furthermore, the pillar bumps maintain the gap between the second chip and the molding compound for allowing an underfill being properly filled into the space between the first chip and the second chip.Type: ApplicationFiled: June 17, 2010Publication date: November 24, 2011Applicant: ADVANCED SEMICONDUCTOR ENGINEERING, INC.Inventors: Chi-Chih Shen, Jen-Chuan Chen, Hui-Shan Chang, Wen-Hsiung Chang
-
Publication number: 20110285011Abstract: An L-shaped sidewall protection process is used for Cu pillar bump technology. The L-shaped sidewall protection structure is formed of at least one of non-metal material layers, for example a dielectric material layer, a polymer material layer or combinations thereof.Type: ApplicationFiled: May 18, 2010Publication date: November 24, 2011Applicant: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Chien Ling HWANG, Yi-Wen WU, Chung-Shi LIU
-
Publication number: 20110285016Abstract: A semiconductor device includes a substrate and a stress generating film. A first surface of the substrate includes a protruding part at each of two end portions. The substrate includes a semiconductor element. The stress generating film is formed so as to come into contact with a second surface of the substrate that is opposite to the first surface of the substrate. The stress generating film is in a shape which causes a second stress that offsets at least a part of a first stress occurring as a result of bonding between an external substrate and the protruding part.Type: ApplicationFiled: May 19, 2011Publication date: November 24, 2011Applicant: PANASONIC CORPORATIONInventor: Takeshi MATSUMOTO
-
Patent number: 8063487Abstract: A first conducting layer is formed on a side of a main surface on which an electrode terminal of a semiconductor device is provided in a semiconductor substrate. The first conducting layer is electrically connected to the electrode terminal of the semiconductor device. A mask layer that has an opening at a predetermined position is formed on the first conducting layer. A second conducting layer is formed inside the opening of the mask layer. The mask layer is removed. A relocation wiring that includes the first conducting layer and electrically draws out the electrode terminal is formed by performing anisotropic etching for the first conducting layer using the second conducting layer as a mask. Finally, a bump is formed on the relocation wiring by causing the second conducting layer to reflow.Type: GrantFiled: December 16, 2008Date of Patent: November 22, 2011Assignee: Kabushiki Kaisha ToshibaInventors: Tatsuo Migita, Hirokazu Ezawa, Tadashi Iijima, Takashi Togasaki
-
Patent number: 8063488Abstract: The semiconductor device comprises a first area and a second area positioned adjacent to the outside of the first area, the semiconductor substrate having a main surface and side surfaces and disposed in such a manner that the main surface is positioned in the first area and each of the side surfaces is positioned at a boundary between the first area and the second area, a plurality of pads formed over the main surface of the semiconductor substrate and a plurality of external connecting terminals formed thereon, which are respectively electrically connected to the pads, a first resin portion which is formed over the main surface of the semiconductor substrate so as to cover the pads and has a main surface and side surfaces, and which is formed in such a manner that the external connecting terminals are exposed from the main surface and each of the side surfaces is positioned at the boundary, and a second resin portion which is positioned in the second area and formed so as to cover the side surfaces of the sType: GrantFiled: March 27, 2009Date of Patent: November 22, 2011Assignee: Oki Semiconductor Co., Ltd.Inventors: Yoshio Itoh, Yoshimasa Kushima, Hirokazu Uchida
-
Publication number: 20110278721Abstract: A semiconductor device includes a wafer level substrate having a plurality of first conductive vias formed through the wafer level substrate. A first semiconductor die is mounted to the wafer level substrate. A first surface of the first semiconductor die includes contact pads oriented toward a first surface of the wafer level substrate. A first encapsulant is deposited over the first semiconductor die. A second semiconductor die is mounted to the wafer level substrate. A first surface of the second semiconductor die includes contact pads oriented toward a second surface of the wafer level substrate opposite the first surface of the wafer level substrate. A second encapsulant is deposited over the second semiconductor die. A plurality of bumps is formed over the plurality of first conductive vias. A second conductive via can be formed through the first encapsulant and connected to the first conductive via. The semiconductor packages are stackable.Type: ApplicationFiled: July 26, 2011Publication date: November 17, 2011Applicant: STATS CHIPPAC, LTD.Inventors: DaeSi Choi, JongHo Kim, HyungMin Lee
-
Publication number: 20110278718Abstract: A multi-chip module (MCM) that includes at least two substrates, having facing surfaces, which are mechanically coupled by a set of coupling elements having a reflow characteristic, is described. One of the two substrates includes another set of coupling elements having another reflow characteristic, which is different than the reflow characteristic. These different reflow characteristics of the sets of coupling elements allow different temperature profiles to be used when bonding the two substrates to each other than when bonding the one of the two substrates to a carrier. For example, the temperature profiles may have different peak temperatures and/or different durations from one another. These reflow characteristics may facilitate low-cost, high-yield assembly and alignment of the substrates in the MCM, and may allow temperature-sensitive components to be included in the MCM.Type: ApplicationFiled: May 17, 2010Publication date: November 17, 2011Applicant: ORACLE INTERNATIONAL CORPORATIONInventors: Hiren D. Thacker, Jing Shi, John E. Cunningham, Ashok V. Krishnamoorthy
-
Publication number: 20110278722Abstract: A semiconductor device includes: an electrode pad formed in a chip region on a substrate; and a protruding portion continuously formed in a region outside the electrode pad within the chip region so as to surround a region inside the chip region. The protruding portion is higher than the electrode pad.Type: ApplicationFiled: July 28, 2011Publication date: November 17, 2011Applicant: PANASONIC CORPORATIONInventor: Keiji MIKI
-
Publication number: 20110278723Abstract: A semiconductor device includes a semiconductor element having a main surface where an outside connection terminal pad is provided. The semiconductor element is connected to a conductive layer on a supporting board via a plurality of convex-shaped outside connection terminals provided on the outside connection terminal pad and a connection member; and the connection member commonly covers the convex-shaped outside connection terminals.Type: ApplicationFiled: August 1, 2011Publication date: November 17, 2011Applicant: FUJITSU SEMICONDUCTOR LIMITEDInventors: Takao Nishimura, Yoshikazu Kumagaya, Akira Takashima, Kouichi Nakamura, Kazuyuki Aiba
-
Publication number: 20110283034Abstract: A semiconductor chip includes a redistribution interconnect that is implemented by shorting bumps, and a semiconductor package and a system each including the semiconductor chip. The semiconductor chip includes a semiconductor substrate, a passivation film disposed on the semiconductor substrate, and a plurality of pseudo bumps disposed on the passivation film. Each pseudo bump is directly connected to adjacent pseudo bumps to form at least one redistribution interconnect.Type: ApplicationFiled: March 31, 2011Publication date: November 17, 2011Applicant: Samsung Electronics Co., Ltd.Inventors: Sun-won KANG, Hwan-sik LIM
-
Publication number: 20110272802Abstract: A two-layer structure bump including a first bump layer of a bulk body of a first conductive metal, which is any of gold, copper, and nickel, formed on a substrate and a second bump layer of a sintered body of a powder of a second conductive metal, which is any of gold and silver, formed on the first bump layer. The bulk body composing the first bump layer is formed through any of plating, sputtering, or CVD. The sintered body composing the second bump layer is formed by sintering the powder of the second conductive metal having a purity of not lower than 99.9 wt % and an average particle diameter of 0.005 ?m to 1.0 ?m. The second bump layer has a Young's modulus 0.1 to 0.4 times that of the first bump layer.Type: ApplicationFiled: March 5, 2010Publication date: November 10, 2011Inventors: Toshinori Ogashiwa, Masayuki Miyairi
-
Publication number: 20110272806Abstract: Semiconductor dice comprise at least one bond pad on an active surface of the semiconductor die. At least one blind hole extends from a back surface of the semiconductor die opposing the active surface, through a thickness of the semiconductor die, to an underside of the at least one bond pad. At least one quantity of passivation material covers at least a sidewall surface of the at least one blind hole. At least one conductive material is disposed in the at least one blind hole adjacent and in electrical communication with the at least one bond pad and adjacent the at least one quantity of passivation material.Type: ApplicationFiled: July 20, 2011Publication date: November 10, 2011Applicant: MICRON TECHNOLOGY, INC.Inventors: Salman Akram, Sidney B. Rigg
-
Publication number: 20110266668Abstract: A microelectronic assembly includes a microelectronic element, such as a semiconductor wafer or semiconductor chip, having a first surface and contacts accessible at the first surface, and a compliant layer overlying the first surface of the microelectronic element, the compliant layer having openings in substantial alignment with the contacts of the microelectronic element. The assembly desirably includes conductive posts overlying the compliant layer and projecting away from the first surface of the microelectronic element, the conductive posts being electrically interconnected with the contacts of the microelectronic element by elongated, electrically conductive elements extending between the contacts and the conductive posts.Type: ApplicationFiled: July 7, 2011Publication date: November 3, 2011Applicant: TESSERA, INC.Inventor: Belgacem Haba
-
Patent number: 8049321Abstract: A semiconductor device assembly includes a first semiconductor die, a second semiconductor die, at least one semiconductor package component or another semiconductor die, a first conductive element and a second conductive element. The first semiconductor die includes at least one bonding pad. The second semiconductor die includes a bonding pad module. The first conductive element is coupled between the bonding pad module of the second semiconductor die and the bonding pad of the first semiconductor die, and the second conductive element is coupled between the bonding pad module of the second semiconductor die and the semiconductor package component or the another semiconductor die, wherein the first semiconductor die is coupled to the semiconductor package component or the another semiconductor die via the bonding pad and the bonding pad module and the first and second conductive elements.Type: GrantFiled: March 2, 2009Date of Patent: November 1, 2011Assignee: Mediatek Inc.Inventors: Yin-Chao Huang, Shi-Bai Chen, Kang-Wei Hsueh, Hung-Sung Li
-
Publication number: 20110260320Abstract: A packaged microelectronic element includes connection component incorporating a dielectric layer (22) carrying traces (58) remote from an outer surface (26), posts (48) extending from the traces and projecting beyond the outer surface of the dielectric, and pads (30) exposed at the outer surface of the dielectric layer, the pads being connected to the posts by the traces. The dielectric element overlies the front surface of a microelectronic element, and contacts (74) exposed on the front surface of the microelectronic element are connected to the pads by elongated leads (76) such as wire bonds. Methods of making the connection component are also disclosed.Type: ApplicationFiled: June 8, 2011Publication date: October 27, 2011Applicant: TESSERA, INC.Inventors: Yoichi Kubota, Teck-Gyu Kang, Jae M. Park, Belgacem Haba
-
Publication number: 20110260322Abstract: Some exemplary embodiments of a multi-chip semiconductor package utilizing a semiconductor substrate and related method for making such a semiconductor package have been disclosed. One exemplary embodiment comprises a first semiconductor device including, on a surface thereof, a first patterned dielectric layer, a conductive redistribution layer, a second patterned dielectric layer, and a second semiconductor device. The conductive redistribution layer connects to a first and a second patterned conductive attach material for connecting the first and second semiconductor devices to provide coplanar electrical connections for mounting on a printed circuit board. In one embodiment, the first semiconductor device is a diode having anode and cathode contacts on an upper surface thereof, and the second semiconductor device is an IGBT.Type: ApplicationFiled: April 27, 2010Publication date: October 27, 2011Applicant: INTERNATIONAL RECTIFIER CORPORATIONInventor: Stuart Cardwell
-
Publication number: 20110260319Abstract: Three-dimensional stacked substrate arrangements with reliable bonding and inter-substrate protection.Type: ApplicationFiled: May 9, 2011Publication date: October 27, 2011Inventors: Shriram Ramanathan, Patrick Morrow, Scott List, Michael Y. Chan, Mauro J. Kobrinsky, Sarah E. Kim, Kevin P. O'Brien, Michael C. Harmes, Thomas Marieb
-
Patent number: 8044512Abstract: A structure includes a solder element for electrically coupling a substrate of an integrated circuit (IC) chip package and a printed circuit board (PCB); and a first electrical property altering, substantially planar member positioned between the solder element and at least one of a landing pad of the substrate and a landing pad of the PCB. In another embodiment, the electrical property altering, planar member can be applied to the solder element(s) between the IC chip and the package substrate.Type: GrantFiled: June 25, 2009Date of Patent: October 25, 2011Assignee: International Business Machines CorporationInventors: J. Richard Behun, David B. Stone
-
Publication number: 20110254154Abstract: A routing layer for a semiconductor die is disclosed. The routing layer includes traces interconnecting integrated circuit bond-pads to UBMs. The routing layer is formed on a layer of dielectric material. The routing layer includes conductive traces arranged underneath the UBMs as to absorb stress from solder bumps attached to the UMBs. Traces beneath the UBMs protect parts of the underlying dielectric material proximate the solder bumps, from the stress.Type: ApplicationFiled: April 22, 2011Publication date: October 20, 2011Applicant: ATI TECHNOLOGIES ULCInventors: Roden Topacio, Gabriel Wong
-
Publication number: 20110254152Abstract: An IC chip and an IC chip manufacturing method thereof are provided. The IC chip has a chip body and at least one bump. The chip body has at least one conducting area on its surface. The bump is formed on the conducting area of the chip body. The bump includes a plurality of protrusions and at least one conducting material. The protrusions protrude out of the conducting area and are spaced apart from each other. The conducting material covers the protrusions and electrically connects the conducting area. The method includes: (A) providing a chip body having a conducting area on its surface; (B) forming a plurality of protrusions on the chip body, wherein the protrusions protrude out of the conducting area and are spaced apart from each other; and (C) forming at least one conducting material, wherein the conducting material covers the protrusions and electrically connects the conducting area.Type: ApplicationFiled: April 19, 2011Publication date: October 20, 2011Inventor: Ching-San Lin
-
Publication number: 20110254157Abstract: A semiconductor package is made using a prefabricated post carrier including a base plate and plurality of conductive posts. A film encapsulant is disposed over the base plate of the post carrier and around the conductive posts. A semiconductor die is mounted to a temporary carrier. The post carrier and temporary carrier are pressed together to embed the semiconductor die in the film encapsulant. The semiconductor die is disposed between the conductive posts in the film encapsulant. The temporary carrier and base plate of the post carrier are removed. A first circuit build-up layer is formed over a first side of the film encapsulant. The first circuit build-up layer is electrically connected to the conductive posts. A second circuit build-up layer is formed over a second side of the film encapsulant opposite the first side. The second circuit build-up layer is electrically connected to the conductive posts.Type: ApplicationFiled: June 30, 2011Publication date: October 20, 2011Applicant: STATS ChipPAC, Ltd.Inventors: Rui Huang, Il Kwon Shim, Seng Guan Chow, Heap Hoe Kuan
-
Patent number: 8039958Abstract: In a metallization system of a sophisticated semiconductor device, metal pillars may be provided so as to exhibit an increased efficiency in distributing any mechanical stress exerted thereon. This may be accomplished by significantly increasing the surface area of the final passivation layer that is in tight mechanical contact with the metal pillar.Type: GrantFiled: October 8, 2009Date of Patent: October 18, 2011Assignee: Advanced Micro Devices, Inc.Inventors: Alexander Platz, Matthias Lehr, Frank Kuechenmeister
-
Publication number: 20110241201Abstract: An under-bump metallization (UBM) structure for a semiconductor device is provided. The UBM structure has a center portion and extensions extending out from the center portion. The extensions may have any suitable shape, including a quadrangle, a triangle, a circle, a fan, a fan with extensions, or a modified quadrangle having a curved surface. Adjacent UBM structures may have the respective extensions aligned or rotated relative to each other. Flux may be applied to a portion of the extensions to allow an overlying conductive bump to adhere to a part of the extensions.Type: ApplicationFiled: March 30, 2010Publication date: October 6, 2011Applicant: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Tzu-Yu Wang, Chi-Chun Hsieh, An-Jhih Su, Hsien-Wei Chen, Shin-Puu Jeng, Liwei Lin
-
Publication number: 20110241222Abstract: A polymer layer is generated on a wafer. The wafer is then separated into semiconductor chips. At least two semiconductor chips are placed on a carrier with the polymer layer facing the carrier. The at least two semiconductor chips are covered with an encapsulating material to form an encapsulant. The carrier is removed from the encapsulant, and the encapsulant and the polymer layer are thinned.Type: ApplicationFiled: March 31, 2010Publication date: October 6, 2011Inventors: Recai Sezi, Thorsten Meyer
-
Publication number: 20110241203Abstract: A semiconductor module includes a device mounting board and a semiconductor device. The semiconductor device and the device mounting board are flip-chip connected to each other, and a device electrode provided in the semiconductor device and a substrate electrode provided in the device mounting board are connected by soldering. In a cross section along a line connecting the adjacent substrate electrodes, the width L1 of the substrate electrode is narrower than the width L2 of the device electrode corresponding to the substrate electrode.Type: ApplicationFiled: December 10, 2009Publication date: October 6, 2011Inventors: Mayumi Nakasato, Katsumi Ito, Ryosuke Usui, Yusuke Igarashi
-
Publication number: 20110241196Abstract: The present invention is an apparatus for integrating multiple devices. The apparatus includes a substrate having a first via and a second via, a semiconductor chip positioned on a top portion of the substrate and positioned between the first via and the second via, first and second bumps positioned on the semiconductor chip, and an interposer wafer having a first interposer spring assembly and a second interposer spring assembly, the first interposer spring assembly having a first interposer spring and a first electrical connection attached to the first interposer spring, and the second interposer spring assembly having a second interposer spring and a second electrical connection attached to the second interposer spring.Type: ApplicationFiled: March 31, 2010Publication date: October 6, 2011Applicant: TOYOTA MOTOR ENGINEERING & MANUFACTURING NORTH AMERICA, INC.Inventors: Sang Won Yoon, Koji Shiozaki
-
Publication number: 20110233787Abstract: Disclosed is a semiconductor structure including a semiconductor substrate including an electronic circuit, which is provided in a predetermined region of the semiconductor substrate; a wall which is formed to encircle the predetermined region of the semiconductor substrate; a wiring provided in a region of the semiconductor substrate outside of the predetermined region of the semiconductor substrate; an external connection electrode provided on the wiring; a sealing resin which seals the wiring, the sealing resin being filled in the region of the semiconductor substrate outside of the wall; and a transparent resin to seal the predetermined region of the semiconductor substrate, the transparent resin being filled inside of the wall.Type: ApplicationFiled: March 29, 2011Publication date: September 29, 2011Applicant: CASIO COMPUTER CO., LTD.Inventor: Shinji WAKISAKA
-
Publication number: 20110233771Abstract: A semiconductor package can include a substrate body having a first surface and a second surface. A semiconductor chip can be mounted on the first surface and a plurality of electrode pads can be on the second surface and selectively formed to have progressively smaller or larger sizes extending from a central region of the substrate body toward an outer edge of the substrate body based on a reflow soldering process warpage profile for the semiconductor package.Type: ApplicationFiled: March 28, 2011Publication date: September 29, 2011Inventors: Heung-kyu Kwon, Seok-won Lee, Hyon-chol Kim, Su-chang Lee, Chi-young Lee
-
Publication number: 20110233762Abstract: A wafer level integrated interconnect decal manufacturing method and wafer level integrated interconnect decal arrangement. In accordance with the technology concerning the soldering of integrated circuits and substrates, and particularly providing for solder decal methods forming and utilization, in the present instance there are employed underfills which consist of a solid film material and which are applied between a semiconductor chip and the substrate in order to enhance the reliability of a flip chip package. In particular, the underfill material increases the resistance to fatigue of controlled collapse chip connect (C4) bumps.Type: ApplicationFiled: March 25, 2010Publication date: September 29, 2011Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Peter A. Gruber, Jae-woong Nah
-
Publication number: 20110233768Abstract: A semiconductor device includes: an interconnection substrate on which a semiconductor chip is mounted; electrodes formed on a surface of the interconnection substrate; and solder bumps formed on the electrodes. The solder bump includes a base section and a surface layer section that covers the base section. The surface layer section includes conductive metal selected from the group consisting of Cu, Ni, Au, and Ag, and Sn at least and a ratio of the number of atoms of the conductive metal to the number of Sn atoms per a unit volume is more than 0.01.Type: ApplicationFiled: March 22, 2011Publication date: September 29, 2011Inventor: Fumiyoshi KAWASHIRO
-
Publication number: 20110233763Abstract: A method of manufacture of an integrated circuit system includes: providing a substrate having a transistor and a metallization layer; forming a metal pad in direct contact with the metallization layer of the substrate; forming a passivation layer in direct contact with the metal pad and covering the substrate; forming a routing trace above the passivation layer in direct contact with the metal pad, and the routing trace is substantially larger than the metal pad, and the routing trace is not electrically insulated by a subsequent layer; and forming a bump connected to the metal pad with the routing trace.Type: ApplicationFiled: March 26, 2010Publication date: September 29, 2011Inventors: Rajendra D. Pendse, Chien Ouyang, Mukul Joshi