Capacitive Arrangements Or Effects Of, Or Between Wiring Layers (epo) Patents (Class 257/E23.144)
-
Patent number: 8039924Abstract: A semiconductor device includes a first wiring layer which is provided above a semiconductor substrate and includes a first insulating film and a wiring buried in the first insulating film, a second insulating film provided above the first wiring layer, a third insulating film provided on the second insulating film, and a capacitor element provided on the third insulating film. The wiring includes an upper surface having a protruding portion. The capacitor element includes a lower electrode provided on the third insulating film, a capacitor insulating film provided on the lower electrode, and an upper electrode provided on the capacitor insulating film.Type: GrantFiled: July 8, 2008Date of Patent: October 18, 2011Assignee: Renesas Electronics CorporationInventors: Masayuki Furumiya, Takeshi Toda
-
Patent number: 8030779Abstract: A multi-layered metal interconnection includes a diffusion barrier directly formed on a conductive layer, an etching stop layer directly formed on the diffusion barrier, at least one dielectric layer formed over the etch stop layer, at least one of a via formed in the at least one dielectric layer and a trench formed in the at least one dielectric layer.Type: GrantFiled: May 22, 2009Date of Patent: October 4, 2011Assignee: Dongbu HiTek Co., Ltd.Inventor: Hyuk Park
-
Patent number: 8026111Abstract: A method for improving signal levels between capacitively-coupled chips in proximity communication (PxC) includes depositing a high permittivity dielectric material layer over a signal pad of a first chip, and placing a second chip in close proximity to the first chip such that faces of the signal pads align to enable for capacitive signal coupling. The high permittivity dielectric material layer that fills at least a portion of a gap between the first chip and the second chip, and improves capacitive coupling between signal pads of the first chip and the second chip by providing for an increased permittivity in the gap between the first chip and the second chip. The increased permittivity ensures that electric fields are substantially confined to a space between the signal pad of the first chip and the signal pad of the second chip.Type: GrantFiled: February 24, 2009Date of Patent: September 27, 2011Assignee: Oracle America, Inc.Inventors: Ashok Krishnamoorthy, John E. Cunningham
-
Patent number: 8022548Abstract: A method of forming one or more capacitors on or in a substrate and a capacitor structure resulting therefrom is disclosed. The method includes forming a trench in the substrate, lining the trench with a first copper-barrier layer, and substantially filling the trench with a first copper layer. The first copper layer is substantially chemically isolated from the substrate by the first copper-barrier layer. A second copper-barrier layer is formed over the first copper layer and a first dielectric layer is formed over the second copper-barrier layer. The dielectric layer is substantially chemically isolated from the first copper layer by the second copper-barrier layer. A third copper-barrier layer is formed over the dielectric layer and a second copper layer is formed over the third copper-barrier layer. The second copper layer is formed in a non-damascene process.Type: GrantFiled: September 29, 2009Date of Patent: September 20, 2011Assignee: Atmel CorporationInventors: Isaiah O. Oladeji, Alan Cuthbertson
-
Patent number: 8021974Abstract: An improved semiconductor structure consists of interconnects in an upper interconnect level connected to interconnects in a lower interconnect level through use of a conductive protrusion located at the bottom of a via opening in an upper interconnect level, the conductive protrusion extends upward from bottom of the via opening and into the via opening. The improved interconnect structure with the conductive protrusion between the upper and lower interconnects enhances overall interconnect reliability.Type: GrantFiled: January 9, 2009Date of Patent: September 20, 2011Assignee: Internatioanl Business Machines CorporationInventors: Chih-Chao Yang, David Vaclav Horak, Takeshi Nogami, Shom Ponoth
-
Patent number: 8004063Abstract: A precision high-frequency capacitor includes a dielectric layer formed on the front side surface of a semiconductor substrate and a first electrode on top of the dielectric layer. The semiconductor substrate is heavily doped and therefore has a low resistivity. A second electrode, insulated from the first electrode, is also formed over the front side surface. In one embodiment, the second electrode is connected by a metal-filled via to a layer of conductive material on the back side of the substrate. In alternative embodiments, the via is omitted and the second electrode is either in electrical contact with the substrate or is formed on top of the dielectric layer, yielding a pair of series-connected capacitors. ESD protection for the capacitor can be provided by a pair of oppositely-directed diodes formed in the substrate and connected in parallel with the capacitor.Type: GrantFiled: November 16, 2006Date of Patent: August 23, 2011Assignee: Vishay Intertechnology, Inc.Inventors: Haim Goldberger, Sik Lui, Jacek Korec, Y. Mohammed Kasem, Harianto Wong, Jack Van Den Heuvel
-
Publication number: 20110186978Abstract: A stack package includes a first semiconductor chip first pads and second pads disposed thereon and a second semiconductor chip having third pads and fourth pads electrically connected with the second pads disposed thereon. Capacitors are interposed between the first semiconductor chip and the second semiconductor chip, and include first electrodes electrically connected with the first pads to of the first semiconductor chip, second electrodes electrically connected with the third pads of the second semiconductor chip, and dielectrics interposed between the first electrodes and the second electrodes.Type: ApplicationFiled: June 4, 2010Publication date: August 4, 2011Applicant: HYNIX SEMICONDUCTOR INC.Inventors: Si Han Kim, Myung Geun Park
-
Patent number: 7989852Abstract: An integrated circuit includes N plane-like metal layers. A first plane-like metal layer includes M contact portions that communicate with the N plane-like metal layers, respectively. The first plane-like metal layer and the N plane-like metal layers are located separate planes. First and second drain regions have a symmetric shape across at least one of horizontal and vertical centerlines. First and second gate regions have a first shape that surrounds the first and second drain regions, respectively. First and second source regions are arranged adjacent to and on one side of the first gate region, the second gate region and the connecting region. The first source region, the second source region, the first drain region and the second drain region communicate with at least two of the N plane-like metal layers.Type: GrantFiled: May 30, 2008Date of Patent: August 2, 2011Assignee: Marvell World Trade Ltd.Inventor: Sehat Sutardja
-
Patent number: 7968929Abstract: The present disclosure provides on-chip decoupling capacitor structures having trench capacitors integrated with a passive capacitor formed in the back-end-of-line wiring to provide an improved overall capacitance density. In some embodiments, the structure includes at least one deep trench capacitor and a passive capacitor formed in at least two back-end-of-line wiring levels. The trench and passive capacitors are in electrical communication through one of the wiring levels. In other embodiments, the structure includes at least one deep trench capacitor, a first back-end-of-line wiring level, and a second back-end-of-line wiring level. The deep trench capacitor with a dielectric that has an upper edge that terminates at a lower surface of a shallow trench isolation region. The first wiring level is in electrical communication with the trench capacitor. The second wiring level is vertically electrically connected to the first wiring level by vertical connectors so as to form a passive capacitor.Type: GrantFiled: August 7, 2007Date of Patent: June 28, 2011Assignee: International Business Machines CorporationInventors: Anil K. Chinthakindi, Eric Thompson
-
Patent number: 7960833Abstract: An integrated circuit comprises N plane-like metal layers, where N is an integer greater than one. A first plane-like metal layer includes M contact portions that communicate with the N plane-like metal layers, respectively, where M is an integer greater than one. The first plane-like metal layer and the N plane-like metal layers are located in separate planes. At least two of a first source, a first drain and a second source communicate with at least two of the N plane-like metal layers. A first gate is arranged between the first source and the first drain. A second gate is arranged between the first drain and the second source. The first and second gates define alternating first and second regions in the first drain, and wherein the first and second gates are arranged farther apart in the first regions than in the second regions.Type: GrantFiled: March 17, 2008Date of Patent: June 14, 2011Assignee: Marvell World Trade Ltd.Inventor: Sehat Sutardja
-
Publication number: 20110133254Abstract: An electrical device includes a plurality of interconnects passing through a plane. The interconnects have a longitudinal axis substantially perpendicular to the plane and including an arrangement pattern which reduces or eliminates cross-talk between nearest neighboring interconnects, wherein the interconnects include a first differentially driven signal conductor pair and at least one other signal conductor, and the arrangement includes the at least one other signal conductor disposed at a substantially same distance from each conductor of the first differentially driven signal conductor pair.Type: ApplicationFiled: February 9, 2011Publication date: June 9, 2011Inventors: Zhaoqing CHEN, Christian Schuster
-
Publication number: 20110133311Abstract: The semiconductor device includes a capacitor including a plurality of interconnection layers stacked over each other, the plurality of interconnection layers each including a plurality of electrode patterns extended in a first direction, a plurality of via parts provided between the plurality of interconnection layers and electrically interconnecting the plurality of the electrode patterns between the interconnection layers adjacent to each other, and an insulating films formed between the plurality of interconnection layers and the plurality of via parts. Each of the plurality of via parts is laid out, offset from a center of the electrode pattern in a second direction intersecting the first direction, and the plurality of electrode patterns has a larger line width at parts where the via parts are connected to, and a distance between the electrode patterns and the adjacent electrode patterns is reduced at the parts.Type: ApplicationFiled: December 2, 2010Publication date: June 9, 2011Applicant: FUJITSU SEMICONDUCTOR LIMITEDInventors: Kenichi Watanabe, Nobuhiro Misawa
-
Patent number: 7956439Abstract: Void boundary structures, semiconductor devices having the void boundary structures, and methods of forming the same are provided. The structures, semiconductor devices and methods present a way for reducing parasitic capacitance between interconnections by forming a void between the interconnections. The interconnections may be formed on a semiconductor substrate. An upper width of each of the interconnections may be wider than a lower width thereof. A molding layer encompassing the interconnections may be formed. A void boundary layer covering the molding layer may be formed to define the void between the interconnections.Type: GrantFiled: March 30, 2007Date of Patent: June 7, 2011Assignee: Samsung Electronics Co., Ltd.Inventors: Cheong-Sik Yu, Kyung-Tae Lee
-
Patent number: 7944026Abstract: A semiconductor device is mounted on a package substrate which has a power supply line and a signal line formed of a normal or predetermined resistance material layer on a dielectric layer. A resistance material layer has a high resistance as compared with the normal resistance material layer and is additionally provided on the surface of the normal resistance material layer of the peripheral face of the signal line closest to the power supply line.Type: GrantFiled: December 21, 2007Date of Patent: May 17, 2011Assignee: Elpida Memory, Inc.Inventors: Kazutaka Koshiishi, Mitsuaki Katagiri, Satoshi Isa, Haruo Akahoshi
-
Patent number: 7932543Abstract: Provided are a wire structure and a semiconductor device having the wire structure. The wire structure includes a first wire that has a first region having a width of several to tens of nanometers and a second region having a width wider than that of the first region.Type: GrantFiled: December 27, 2007Date of Patent: April 26, 2011Assignee: Samsung Electronics Co., Ltd.Inventors: Sang-jun Choi, Jung-hyun Lee, Hyung-jin Bae, Chang-soo Lee
-
Patent number: 7915161Abstract: A new method is provided for the creation of interconnect lines. Fine line interconnects are provided in a first layer of dielectric overlying semiconductor circuits that have been created in or on the surface of a substrate. A layer of passivation is deposited over the layer of dielectric, a thick second layer of dielectric is created over the surface of the layer of passivation. Thick and wide interconnect lines are created in the thick second layer of dielectric. The first layer of dielectric may also be eliminated, creating the wide thick interconnect network on the surface of the layer of passivation that has been deposited over the surface of a substrate.Type: GrantFiled: September 17, 2007Date of Patent: March 29, 2011Assignee: Megica CorporationInventors: Mou-Shiung Lin, Jin-Yuan Lee
-
Patent number: 7902662Abstract: A device comprising a power core wherein said power core comprises: at least one embedded singulated capacitor wherein said embedded singulated capacitor comprises at least a first electrode and a second electrode and wherein said embedded singulated capacitor is positioned on the outer layer of the power core so that at least one Vcc (power) terminal and at least one Vss (ground) terminal of a semiconductor device can be directly connected to at least one first and at least one second electrode, respectively and wherein the first and second electrode of the singulated capacitor is interconnected to the first and second electrode respectively of an external planar capacitor embedded within a printed wiring motherboard.Type: GrantFiled: April 2, 2007Date of Patent: March 8, 2011Assignee: E.I. du Pont de Nemours and CompanyInventors: Daniel I. Amey, William Borland
-
Patent number: 7888176Abstract: In one or more embodiments, a method of producing a stacked integrated circuit assembly includes providing a substrate having a top surface with at least one substrate connection pad. A first flip chip integrated circuit (FFIC) is disposed above the substrate, and a second flip chip integrated circuit (SFIC) is disposed above the FFIC. The FFIC may be disposed between the substrate and the SFIC. The method includes making at least one solder connection between the substrate connection pad and the FFIC and at least one solder connection between the FFIC and the SFIC.Type: GrantFiled: September 10, 2009Date of Patent: February 15, 2011Assignee: Raytheon CompanyInventors: Tse E. Wong, Samuel D. Tonomura, Stephen E. Sox, Timothy E. Dearden, Clifton Quan, Polwin C. Chan, Mark S. Hauhe
-
Patent number: 7880268Abstract: A method for forming a MIM-type capacitor by filling of trenches by conformal depositions of insulating materials and of conductive materials, two successive electrodes of the capacitor including on either side of a thin vertical insulating layer at least one conductive layer of same nature, including the step of lowering the level of the conductive layers with respect to the level of the insulating layer separating them.Type: GrantFiled: May 9, 2007Date of Patent: February 1, 2011Assignee: STMicroelectronics S.A.Inventors: Sébastien Cremer, Cédric Perrot, Claire Richard
-
Patent number: 7875548Abstract: Methods of fabricating semiconductor structures on a substrate, where the substrate has transistors formed thereon, are provided. One method includes forming interconnect metallization structures in a plurality of levels. The forming of the interconnect metallization structures includes depositing a sacrificial layer and performing a process to etch trenches, vias, and stubs into the sacrificial layer. The method further includes filling and planarizing the trenches, vias, and stubs that were etched and then etching away the sacrificial layer throughout the plurality of levels of the interconnect metallization structures. The etching leaving a voided interconnect metallization structure that is structurally supported by stubs that are non-electrically functional.Type: GrantFiled: August 7, 2008Date of Patent: January 25, 2011Assignee: Lam Research CorporationInventors: Yehiel Gotkis, David Wei, Rodney Kistler
-
Patent number: 7867924Abstract: A method of fabricating a semiconductor device includes forming a lower device on a lower semiconductor substrate, and forming an interlayer insulating film on the lower device. An upper semiconductor substrate is formed on the interlayer insulating film such that the interlayer insulating film is between the lower and upper semiconductor substrates. Upper trenches are formed within the upper semiconductor substrate. An upper device isolating film is formed within the upper trenches. The upper device isolating film is irradiated with ultraviolet light having a wavelength configured to break chemical bonds of impurities in the upper device isolating film to reduce an impurity concentration thereof.Type: GrantFiled: February 27, 2008Date of Patent: January 11, 2011Assignee: Samsung Electronics Co., Ltd.Inventors: Jong-wan Choi, Eun-kyung Baek, Sang-hoon Ahn, Hong-gun Kim, Dong-chul Suh, Yong-soon Choi
-
Patent number: 7863662Abstract: A wiring substrate in which a capacitor is provided, the capacitor comprising a capacitor body including a plurality of dielectric layers and internal electrode layers provided between the different dielectric layers, wherein said capacitor body has, in at least one side face of said capacitor body, recesses extending in a thickness direction of said capacitor body from at least one of a first principal face of said capacitor body and a second principal face positioned on the side opposite to the first principal face.Type: GrantFiled: December 22, 2006Date of Patent: January 4, 2011Assignee: NGK Spark Plug Co., Ltd.Inventors: Motohiko Sato, Kazuhiro Hayashi, Kenji Murakami, Motonobu Kurahashi, Yusuke Kaieda, Jun Otsuka, Manabu Sato
-
Patent number: 7863751Abstract: A semiconductor integrated circuit device includes: a semiconductor substrate, on which diffusion layers are formed; and multilayered wirings stacked above the semiconductor substrate to be connected to the diffusion layers via contact plugs, wherein a first wring and a second wiring formed thereabove are connected to the diffusion layers via first contact plug(s) and second contact plugs, respectively, and the number of the second contact plugs arrayed in parallel is set to be greater than that of the first contact plug(s).Type: GrantFiled: July 11, 2008Date of Patent: January 4, 2011Assignee: Kabushiki Kaisha ToshibaInventor: Satoru Takase
-
Patent number: 7859080Abstract: The invention provides an electronic component which has an improved breakdown limit value of withstand voltage and improved insulation properties and which can be made compact and provided with a multiplicity of layers and a great capacity. The electronic component includes a first conductor having a bottom conductor formed on a substrate and a raised conductor formed to protrude from the bottom conductor, a dielectric film formed on the raised conductor, and a second conductor formed on the dielectric film to constitute a capacitor element in combination with the raised conductor and the dielectric film.Type: GrantFiled: December 1, 2006Date of Patent: December 28, 2010Assignee: TDK CorporationInventors: Hajime Kuwajima, Akira Furuya, Masahiro Miyazaki, Makoto Shibata
-
Patent number: 7855139Abstract: Systems and methods for controlling the effective dielectric constant of materials used in a semiconductor device are shown and described. In one embodiment, a method comprises providing a semiconductor substrate with a plurality of pillars formed thereon, depositing a first layer of dielectric material over a plurality of pillars, removing a portion of the first layer deposited over the plurality of pillars, and depositing a second layer of dielectric material over the plurality of pillars, where the second layer leaves a plurality of voids between the plurality of pillars.Type: GrantFiled: May 29, 2007Date of Patent: December 21, 2010Assignee: Sematech, Inc.Inventor: Gregory C. Smith
-
Patent number: 7855430Abstract: A method of mounting an electronic component on a substrate includes forming at least one trench in a surface of the substrate. The trenches formed in the substrate reduce a stiffness of the substrate, which provides less resistance to shear. Accordingly, the trenches reduce the amount of strain on the joints, which mount the electronic component to the substrate, which enhances the life of the joints.Type: GrantFiled: April 8, 2008Date of Patent: December 21, 2010Assignee: International Business Machines CorporationInventors: David Questad, Vijayeshwar D. Khanna, Jennifer V. Muncy, Arun Sharma, Sri M. Sri-Jayantha, Lorenzo Valdevit
-
Publication number: 20100295155Abstract: System and apparatus for capacitively coupling signals with an integrated circuit (IC) are described. Capacitive elements disposed with a transmitting IC effectively function as AC coupling capacitors for a PCIe, DisplayPortâ„¢ or other interconnect linking the transmitting IC with a receiver disposed remote there from. Integrating the coupling capacitors allows for a smaller and more economical design for the circuits that utilize the interconnect.Type: ApplicationFiled: December 31, 2009Publication date: November 25, 2010Applicant: NVIDIA CORPORATIONInventors: William P. Tsu, William B. Simms
-
Patent number: 7825516Abstract: In integrated circuit technology; an electromigration and diffusion sensitive conductor of a metal such as copper and processing procedure therefore is provided, wherein, at a planarized chemical mechanical processed interfacing surface, the conductor metal is positioned in a region of a selectable low K eff dielectric material surrounded by a material selected to be protection from outdiffusion and a source of a film thickness cap that is to form over the conductor metal and/or serve as a catalytic layer for electroless selective deposition of a CoWP capping .Type: GrantFiled: December 11, 2002Date of Patent: November 2, 2010Assignee: International Business Machines CorporationInventors: Stefanie Ruth Chiras, Michael Wayne Lane, Sandra Guy Malhotra, Fenton Reed Mc Feely, Robert Rosenberg, Carlos Juan Sambucetti, Philippe Mark Vereecken
-
Patent number: 7804111Abstract: The object of the invention is to provide a semiconductor device including signal-transmission interconnections preferable for transmitting high frequency signal and capability to adjust characteristics of the above signal-transmission interconnections. A semiconductor device according to the present invention consists of a signal-transmission interconnection 20 for transmission of signals, a MOS capacitance element 10 having a gate electrode connected to the signal-transmission interconnection 20, a first voltage-applying interconnection 30 connected to a source and a drain of the MOS capacitance element 10 and applying a voltage to the source and the drain of the MOS capacitance element 10, a second voltage-applying interconnection 40 connected to a well of the MOS capacitance element 10, and applying a voltage to the well of said first MOS capacitance element 10.Type: GrantFiled: October 10, 2006Date of Patent: September 28, 2010Assignee: Tama-TLO Ltd.Inventors: Kanji Otsuka, Munekazu Takano, Fumio Mizuno, Saburo Yokokura, Tsuneo Ito, Yuko Tanba, Yutaka Akiyama
-
Patent number: 7777300Abstract: One or more embodiments are related to a semiconductor structure, comprising: a semiconductor chip having a final metal layer; a dielectric layer disposed over the final metal layer; and a conductive layer deposed over the dielectric layer, the dielectric layer being between the final metal layer and the conductive layer.Type: GrantFiled: September 18, 2007Date of Patent: August 17, 2010Assignee: Infineon Technologies AGInventors: Helmut Tews, Hans-Gerd Jetten, Alexander von Glasow, Hans-Joachim Barth
-
Patent number: 7777301Abstract: A method of mounting an electronic component on a substrate includes forming at least one trench in a surface of the substrate. The trenches formed in the substrate reduce a stiffness of the substrate, which provides less resistance to shear. Accordingly, the trenches reduce the amount of strain on the joints, which mount the electronic component to the substrate, which enhances the life of the joints.Type: GrantFiled: April 8, 2008Date of Patent: August 17, 2010Assignee: International Business Machines CorporationInventors: David Questad, Vijayeshwar D. Khanna, Jennifer V. Muncy, Arun Sharma, Sri M. Sri-Jayantha, Lorenzo Valdevit
-
Patent number: 7767570Abstract: A method of making an integrated circuit includes providing a low-k dielectric layer on a substrate, the low-k dielectric layer including or adjacent to a plurality of conductive features; patterning the low-k dielectric layer to form trenches; patterning the low-k dielectric layer to form conductive vias and dummy vias, wherein each of the conductive vias is aligned with at least one of the plurality of the conductive features and at least one of the trenches, and each of the dummy vias is a distance above the plurality of conductive features; filling the trenches, conductive vias, and dummy vias using one or more conductive materials; and planarizing the conductive material(s).Type: GrantFiled: July 12, 2006Date of Patent: August 3, 2010Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Kuei Shun Chen, Chin-Hsiang Lin, Vencent Chang, Lawrence Lin, Lai Chien Wen, Jhun Hua Chen
-
Patent number: 7759801Abstract: A first wire having sidewalls of an integrated circuit is tapered from the proximal end to the distal end to reduce width from the first width to the second width. A second wire, spaced apart from the first wire, the second wire has sidewalls. The first wire and the second wire are each horizontally disposed along side each other forming a part of a sidewall capacitor between facing sidewalls. The sidewall capacitor capacitance is progressively reduced responsive to the first wire taper.Type: GrantFiled: September 19, 2007Date of Patent: July 20, 2010Assignee: Xilinx, Inc.Inventors: Austin H. Lesea, Peter H. Alfke
-
Patent number: 7755196Abstract: A method for production of an integrated circuit arrangement which contains a capacitor. A dielectric layer is structured with the aid of a two-stage etching process, and with the aid of a hard mask. In the case of an electrically insulating hard mask, the hard mask is removed again. In the case of an electrically conductive hard mask, parts of the hard mask may remain in the circuit arrangement.Type: GrantFiled: September 19, 2007Date of Patent: July 13, 2010Assignee: Infineon Technologies AGInventors: Hans-Joachim Barth, Jurgen Holz
-
Patent number: 7750436Abstract: An electronic device (ICD) comprises an integrated circuit (AIC) and a capacitance element (PIC). The integrated circuit (AIC) is provided with a plurality of circuit contact pairs (CI). The capacitance element (PIC) is provided with a plurality of capacitance contact pairs (CC). A capacitance is present between each of at least part of the capacitance contact pairs (CC). The plurality of capacitance contact pairs (CC) faces the plurality of circuit contact pairs (CI). At least a part of the capacitance contact pairs (CC) is electrically coupled in a pair-by-pair manner to at least a part of the circuit contact pairs (CI).Type: GrantFiled: July 7, 2005Date of Patent: July 6, 2010Assignee: NXP B.V.Inventor: Joop Van Lammeren
-
Patent number: 7750473Abstract: Provided is a semiconductor device including first and second wiring layers, and dummy and conductive patterns. The first and second wiring layers each have a hollow structure, and are stacked vertically adjacent to each other on a semiconductor substrate. The dummy pattern is formed in the first wiring layer, and does not function as a signal line. The conductive pattern is formed in the second wiring layer. The dummy and conductive patterns have an overlapping portion where these patterns overlap each other, and a non-overlapping portion where these patterns overlap each other, as viewed from above the semiconductor substrate.Type: GrantFiled: December 19, 2007Date of Patent: July 6, 2010Assignee: Kabushiki Kaisha ToshibaInventors: Takamasa Usui, Hideki Shibata, Tadashi Murofushi, Masakazu Jimbo, Hiroshi Hirayama
-
Patent number: 7732894Abstract: A method of mounting an electronic component on a substrate includes forming at least one trench in a surface of the substrate. The trenches formed in the substrate reduce a stiffness of the substrate, which provides less resistance to shear. Accordingly, the trenches reduce the amount of strain on the joints, which mount the electronic component to the substrate, which enhances the life of the joints.Type: GrantFiled: February 13, 2008Date of Patent: June 8, 2010Assignee: International Business Machines CorporationInventors: David Questad, Vijayeshwar D. Khanna, Jennifer V. Muney, Arun Sharma, Sri M. Sri-Jayantha, Lorenzo Valdevit
-
Patent number: 7728428Abstract: A multilayer PCB includes a plurality of signal layers, a ground layer and a power layer disposed between the plurality of signal layers, a signal via extending through the plurality of signal layers to allow a signal current to flow therethrough, at least one stitching capacitor provided in one of the plurality of signal layers to allow a return current that corresponds to the signal current to flow between the power layer and the ground layer. Thus, the multiplayer PCB can form a path of a return current that minimizes generation of EMI when a signal current is generated.Type: GrantFiled: December 27, 2005Date of Patent: June 1, 2010Assignee: Samsung Electronics Co., Ltd.Inventor: Jeong-pil Lim
-
Patent number: 7705463Abstract: The present invention is directed to an apparatus and method for reducing a parasitic capacitance in an integrated circuit. The apparatus includes a substrate and a biasing device. The substrate has a circuit disposed thereon, wherein a first capacitance exists between the substrate and an element of the circuit. The biasing device DC biases a first portion of the substrate to a voltage different than a voltage of a second portion of the substrate, thereby inducing a second capacitance between the first portion of the substrate and the second portion of the substrate. The second capacitance is in series with the first capacitance.Type: GrantFiled: June 23, 2006Date of Patent: April 27, 2010Assignee: Broadcom CorporationInventor: Chun-Ying Chen
-
Patent number: 7687917Abstract: In a semiconductor device, an insulating interlayer having a groove is formed on an insulating underlayer. A silicon-diffused metal layer including no metal silicide is buried in the groove. A metal diffusion barrier layer is formed on the silicon-diffused metal layer and the insulating interlayer.Type: GrantFiled: August 28, 2003Date of Patent: March 30, 2010Assignee: NEC Electronics CorporationInventors: Koichi Ohto, Toshiyuki Takewaki, Tatsuya Usami, Nobuyuki Yamanishi
-
Patent number: 7687910Abstract: A semiconductor device according to an embodiment of the present invention includes a semiconductor substrate; a wiring formed in predetermined pattern above the semiconductor substrate, a first insulating film lying right under the wiring, and a second insulating film lying in a peripheral portion other than a portion right under the wiring, in which a surface layer of the first insulating film lying in a boundary surface between the first insulating film and the second insulating film is chemically modified to reinforce the surface layer.Type: GrantFiled: July 13, 2006Date of Patent: March 30, 2010Assignee: Kabushiki Kaisha ToshibaInventors: Kazumichi Tsumura, Masaki Yamada
-
Patent number: 7683412Abstract: An ultra-thin semiconductor chip of an FeRAM, which is miniaturized and highly integrated with characteristic degradation of a ferroelectric capacitor suppressed though a thin package structure is applied to the FeRAM is realized. The semiconductor chip is molded up by using a sealing resin with a filler content set at a value in a range of 90 weight % to 93 weight % to produce a package structure.Type: GrantFiled: February 28, 2006Date of Patent: March 23, 2010Assignee: Fujitsu Microelectronics LimitedInventors: Kaoru Saigoh, Kouichi Nagai
-
Patent number: 7663245Abstract: An interposer may include a base substrate supporting an array of conductive lands. The conductive land may have an identical shape and size. The conductive lands may be provided at regular intervals on the base substrate. The conductive land pitch may be determined such that adjacent conductive lands may be electrically connected by one end of an electric connection member. Alternatively, each conductive land may provide respective bonding locations to which ends of two different electric connection members may be bonded. A stacked chip package may include an interposer that may be fabricated by cutting an interposer to size. In the stacked chip package, electrical connections may be made through the interposer between an upper semiconductor chip and a package substrate, between the upper semiconductor chip and a lower semiconductor chip, and/or between the lower semiconductor chip and the package substrate.Type: GrantFiled: June 6, 2006Date of Patent: February 16, 2010Assignee: Samsung Electronics Co., Ltd.Inventor: Gwang-Man Lim
-
Patent number: 7663207Abstract: A semiconductor device includes a capacitor with an MIM structure, by which the dimensional accuracy of the device is improved, and a stable capacitance value is given. The semiconductor device 100 includes: a semiconductor substrate 102; a capacitor forming region 130 in which an MIM capacitor is formed, which has an insulating interlayer 104 formed on the semiconductor substrate 102, a first electrode 110, and a second electrode 112, and the first electrode 110 and the second electrode 112 are arranged facing each other through the insulating interlayer 104; and a shielding region 132 which includes a plurality of shielding electrodes 114 formed in the outer edge of the capacitor forming region 130 and, at the same time, set at a predetermined potential in the same layer as that of the MIM capacitor on the semiconductor substrate 102, and shields the capacitor forming region 130 from other regions.Type: GrantFiled: April 20, 2006Date of Patent: February 16, 2010Assignee: NEC Electronics CorporationInventors: Kuniko Kikuta, Masayuki Furumiya, Ryota Yamamoto, Makoto Nakayama
-
Patent number: 7659629Abstract: A semiconductor integrated circuit having a multilayer wiring structure is provided which includes: a top metal wiring layer (MTOP) including a plurality of top layer power supply wirings and a next-to-top metal wiring layer (MTOP-1) directly below the top metal wiring layer MTOP including a plurality of next-to-top layer power supply wirings. Each of the top layer and the next-to-top layer power supply wirings also includes first potential wirings for supplying a first potential to the circuit elements and second potential wirings for supplying a second potential to the circuit elements. The top layer power supply wirings and the next-to-top layer power supply wirings cross each other and have a top layer insulating film disposed between them. First and second contacts are provided in the insulating film for connecting the first potential wirings and second potential wirings in the top and the next-to-top metal wiring layers with each other.Type: GrantFiled: November 8, 2006Date of Patent: February 9, 2010Assignee: Kawasaki Microelectronics, Inc.Inventor: Yoshitaka Kimura
-
Patent number: 7656036Abstract: A semiconductor circuit in which low impedance characteristics required for a decoupling circuit are ensured up to a band of several hundreds of MHz or above in the situation where digital circuits are rushing into GHz age, and a semiconductor circuit exhibiting low impedance characteristics even in a band of several hundreds of MHz or above. A line element comprising a power supply line and a ground line or a ground plane arranged oppositely through a dielectric, characterized in that a dielectric covering the line element is provided.Type: GrantFiled: February 13, 2004Date of Patent: February 2, 2010Assignee: NEC CorporationInventors: Takashi Nakano, Hirokazu Tohya
-
Publication number: 20100013049Abstract: A first multilayer body is formed by alternately layering dielectric films and electrode films on a substrate. Then, an end portion of the first multilayer body is processed into a staircase shape, and a first interlayer dielectric film is formed around the first multilayer body. Next, a plurality of contact holes having a diameter decreasing downward are formed in the first interlayer dielectric film so that the contact holes reach respective end portions of the electrode films. Then, a sacrificial material is buried in the contact holes. Next, a second multilayer body is formed immediately above the first multilayer body, and a second interlayer dielectric film is formed around the second multilayer body. Thereafter, a plurality of contact holes having a diameter decreasing downward are formed in the second interlayer dielectric film to communicate with the respective contact holes formed in the first interlayer dielectric film.Type: ApplicationFiled: July 17, 2009Publication date: January 21, 2010Applicant: Kabushiki Kaisha ToshibaInventors: Hiroyasu Tanaka, Megumi Ishiduki, Yosuke Komori, Yoshiaki Fukuzumi, Masaru Kito, Hideaki Aochi, Ryota Katsumata, Masaru Kidoh, Yasuyuki Matsuoka
-
Patent number: 7649255Abstract: A semiconductor die includes proximity connectors proximate to a surface of the semiconductor die. This semiconductor die is configured to communicate signals with another semiconductor die via proximity communication through one or more of the proximity connectors. In particular, the proximity connectors include a first group of proximity connectors that is configured to facilitate determining a first separation between the semiconductor die and the other semiconductor die by comparing coupling capacitances between the semiconductor die and the other semiconductor die. Note that the first group of proximity connectors includes a first proximity connector and a second proximity connector, and the second proximity connector at least partially encloses an in-plane outer edge of the first proximity connector.Type: GrantFiled: December 6, 2006Date of Patent: January 19, 2010Assignee: Sun Microsystems, Inc.Inventors: Alex Chow, Robert D. Hopkins, Justin M. Schauer
-
Development or removal of block copolymer or PMMA-b-S-based resist using polar supercritical solvent
Patent number: 7645694Abstract: Methods of developing or removing a select region of block copolymer films using a polar supercritical solvent to dissolve a select portion are disclosed. In one embodiment, the polar supercritical solvent includes chlorodifluoromethane, which may be exposed to the block copolymer film using supercritical carbon dioxide (CO2) as a carrier or chlorodiflouromethane itself in supercritical form. The invention also includes a method of forming a nano-structure including exposing a polymeric film to a polar supercritical solvent to develop at least a portion of the polymeric film. The invention also includes a method of removing a poly(methyl methacrylate-b-styrene) (PMMA-b-S) based resist using a polar supercritical solvent.Type: GrantFiled: June 20, 2008Date of Patent: January 12, 2010Assignee: International Business Machines CorporationInventors: Matthew E. Colburn, Dmitriy Shneyder, Shahab Siddiqui -
Patent number: 7633138Abstract: The semiconductor device 1 includes an insulating interlayer 10, interconnects 12a to 12c, an insulating interlayer 20, and a capacitor element 30. On the insulating interlayer 10 and the interconnects 12a to 12d, the insulating interlayer 20 is provided via a diffusion barrier 40. On the insulating interlayer 20, the capacitor element 30 is provided. The capacitor element 30 is a MIM type capacitor element, and includes a lower electrode 32 provided on the insulating interlayer 20, a capacitor insulating layer 34 provided on the lower electrode 32, and an upper electrode 36 provided on the capacitor insulating layer 34. The interface S1 between the insulating interlayer 20 and the capacitor element 30 is generally flat. The lower face S2 of the insulating interlayer 20 includes an uneven portion at a position corresponding to the capacitor insulating layer 34.Type: GrantFiled: August 11, 2006Date of Patent: December 15, 2009Assignee: NEC Electronics CorporationInventors: Toshiyuki Takewaki, Takeshi Toda