In Combination With Bipolar Transistor (epo) Patents (Class 257/E27.015)
-
Publication number: 20110037096Abstract: Semiconductor structures and methods of manufacture semiconductors are provided which relate to heterojunction bipolar transistors. The method includes forming two devices connected by metal wires on a same wiring level. The metal wire of a first of the two devices is formed by selectively forming a metal cap layer on copper wiring structures.Type: ApplicationFiled: August 11, 2009Publication date: February 17, 2011Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: James S. DUNN, Alvin J. JOSEPH, Anthony K. STAMPER
-
Publication number: 20110006341Abstract: An electrostatic discharge (ESD) protection element using an NPN bipolar transistor, includes: a trigger element connected at one end with a pad. The NPN bipolar transistor includes: a first base diffusion layer; a collector diffusion layer connected with the pad; a trigger tap formed on the first base diffusion layer and connected with the other end of the trigger element through a first wiring; and an emitter diffusion layer and a second base diffusion layer formed on the first base diffusion layer and connected in common to a power supply through a second wiring which is different from the first wiring.Type: ApplicationFiled: June 29, 2010Publication date: January 13, 2011Applicant: RENESAS ELECTRONICS CORPORATIONInventor: Kouichi SAWAHATA
-
Publication number: 20100327335Abstract: Electrical device structures constructed in an isolated p-well that is wholly contained within a core n-well. Methods of forming electrical devices within an isolated p-well that is wholly contained within a core n-well using a baseline CMOS process flow.Type: ApplicationFiled: June 28, 2010Publication date: December 30, 2010Applicant: TEXAS INSTRUMENTS INCORPORATEDInventors: Kamel BENAISSA, Greg C. BALDWIN
-
Patent number: 7855421Abstract: An embedded memory required for a high performance, multifunction SOC, and a method of fabricating the same are provided. The memory includes a bipolar transistor, a phase-change memory device and a MOS transistor, adjacent and electrically connected, on a substrate. The bipolar transistor includes a base composed of SiGe disposed on a collector. The phase-change memory device has a phase-change material layer which is changed from an amorphous state to a crystalline state by a current, and a heating layer composed of SiGe that contacts the lower surface of the phase-change material layer.Type: GrantFiled: December 4, 2006Date of Patent: December 21, 2010Assignee: Electronics and Telecommunications Research InstituteInventors: Seung-Yun Lee, Sangouk Ryu, Sung Min Yoon, Young Sam Park, Kyu-Jeong Choi, Nam-Yeal Lee, Byoung-Gon Yu
-
Publication number: 20100308416Abstract: An integrated circuit with gate self-protection comprises a MOS device and a bipolar device, wherein the integrated circuit further comprises a semiconductor layer with electrically active regions in which and on which the MOS device and the bipolar device are formed and electrically inactive regions for isolating the electrically active regions from each other. The MOS device comprises a gate structure and a body contacting structure, wherein the body contacting structure is formed of a base layer deposited in a selected region over an electrically active region of the semiconductor layer, and the body contacting structure is electrically connected with the gate structure. The base layer forming the body contacting structure also forms the base of the bipolar device. The present invention further relates to a method for fabricating such an integrated circuit.Type: ApplicationFiled: June 8, 2010Publication date: December 9, 2010Applicant: TEXAS INSTRUMENTS INCORPORATEDInventors: Badih EL-KAREH, Scott Gerard BALSTER, Hiroshi YASUDA, Manfred SCHIEKOFER
-
Patent number: 7847326Abstract: A backside illuminated image sensor includes a photodiode, formed below the top surface of a semiconductor substrate, for receiving light illuminated from the backside of the semiconductor substrate to generate photoelectric charges, a reflecting gate, formed on the photodiode over the front upper surface of the semiconductor substrate, for reflecting light illuminated from the backside of the substrate and receiving a bias to control a depletion region of the photodiode, and a transfer gate for transferring photoelectric charges from the photodiode to a sensing node of a pixel.Type: GrantFiled: June 27, 2008Date of Patent: December 7, 2010Inventors: Sung-Hyung Park, Ju-Il Lee
-
Publication number: 20100301388Abstract: The invention provides a semiconductor device and a lateral diffused metal-oxide-semiconductor transistor. The semiconductor device includes a substrate having a first conductive type. A gate is disposed on the substrate. A source doped region is formed in the substrate, neighboring with a first side of the gate, wherein the source doped region has a second conductive type different from the first conductive type. A drain doped region is formed in the substrate, neighboring with a second side opposite to the first side of the gate. The drain doped region is constructed by a plurality of first doped regions with the first conductive type and a plurality of second doped regions with the second conductive type, wherein the first doped regions and the second doped regions are alternatively arranged.Type: ApplicationFiled: June 2, 2009Publication date: December 2, 2010Applicant: VANGUARD INTERNATIONAL SEMICONDUCTOR CORPORATIONInventors: Jimmy Lin, Shang-Hui Tu, Ming-Horng Hsiao
-
Publication number: 20100301335Abstract: High power insulated gate bipolar junction transistors are provided that include a wide band gap semiconductor bipolar junction transistor (“BJT”) and a wide band gap semiconductor MOSFET that is configured to provide a current to the base of the BJT. These devices further include a minority carrier diversion semiconductor layer on the base of the BJT and coupled to the emitter of the BJT, the minority carrier diversion semiconductor layer having a conductivity type opposite the conductivity type of the base of the BJT and forming a heterojunction with the base of the BJT.Type: ApplicationFiled: September 10, 2009Publication date: December 2, 2010Inventors: Sei-Hyung Ryu, Qingchun Zhang
-
Patent number: 7842968Abstract: An integrated low leakage diode suitable for operation in a power integrated circuit has a structure similar to a lateral power MOSFET, but with the current flowing through the diode in the opposite direction to a conventional power MOSFET. The anode is connected to the gate and the comparable MOSFET source region which has highly doped regions of both conductivity types connected to the channel region to thereby create a lateral bipolar transistor having its base in the channel region. A second lateral bipolar transistor is formed in the cathode region. As a result, substantially all of the diode current flows at the upper surface of the diode thereby minimizing the substrate leakage current. A deep highly doped region in contact with the layers forming the emitter and the base of the vertical parasitic bipolar transistor inhibits the ability of the vertical parasitic transistor to fully turn on.Type: GrantFiled: January 9, 2008Date of Patent: November 30, 2010Assignee: Fairchild Semiconductor CorporationInventor: Jun Cai
-
Publication number: 20100295096Abstract: A method of fabricating an integrated circuit on a compound semiconductor III-V wafer including at least two different types of active devices by providing a substrate; growing a first epitaxial structure on the substrate; growing a second epitaxial structure on the first epitaxial structure; and processing the epitaxial structures to form different types of active devices, such as HBTs and FETs.Type: ApplicationFiled: May 12, 2010Publication date: November 25, 2010Applicant: Emcore CorporationInventors: Paul Cooke, Richard W. Hoffman, JR., Victor Labyuk, Sherry Qianwen Ye
-
Patent number: 7834456Abstract: A semiconductor structure having a substrate, a seed layer over the substrate; a silicon layer disposed on the seed layer; a transistor device in the silicon layer; a III-V device disposed on the seed layer; and a plurality of electrical contacts, each one of the electrical contacts having a layer of TiN or TaN and a layer of copper or aluminum on the layer of TaN or TiN, one of the electrical contacts being electrically connected to the transistor and another one of the electrical contacts being electrically connected to the III-V device.Type: GrantFiled: January 20, 2009Date of Patent: November 16, 2010Assignee: Raytheon CompanyInventors: Kamal Tabatabaie, Michael S. Davis, Jeffrey R. LaRoche, Valery S. Kaper, John P. Bettencourt
-
Patent number: 7829405Abstract: Conduction between source and drain or emitter and collector regions is an important characteristic in transistor operation, particularly for lateral bipolar transistors. Accordingly, techniques that can facilitate control over this characteristic can mitigate yield loss by promoting the production of transistors that have an increased likelihood of exhibiting desired operational performance. As disclosed herein, well regions are established in a semiconductor substrate to facilitate, among other things, control over the conduction between the source and drain regions of a lateral bipolar transistor, thus mitigating yield loss and other associated fabrication deficiencies. Importantly, an additional mask is not required in establishing the well regions, thus further mitigating (increased) costs associated with promoting desired device performance.Type: GrantFiled: December 28, 2007Date of Patent: November 9, 2010Assignee: Texas Instruments IncorporatedInventor: Kamel Benaissa
-
Patent number: 7825475Abstract: An input/output (I/O) mixed-voltage drive circuit and electrostatic discharge protection device for coupling to an I/O pad. The device includes an NFET device having a gate, a drain, a source and body, the gate adapted for coupling to a pre-drive circuit, the source and the body being coupled to one another and to ground. The device also includes a bipolar junction transistor having a collector, an emitter and a base, the emitter being coupled to the drain of the NFET and the collector being coupled to the I/O pad.Type: GrantFiled: July 8, 2008Date of Patent: November 2, 2010Assignees: International Business Machines Corporation, Samsung Electronics Co., Ltd., Infineon Technologies AGInventors: Kiran V. Chatty, David Alvarez, Bong Jae Kwon, Christian C. Russ
-
Publication number: 20100273301Abstract: A method for forming BiCMOS integrated circuits and structures formed according to the method. After forming doped wells and gate stacks for the CMOS devices and collector and base regions for the bipolar junction transistor, an emitter layer is formed within an emitter window. A dielectric material layer is formed over the emitter layer and remains in place during etching of the emitter layer and removal of the etch mask. The dielectric material layer further remains in place during source/drain implant doping and activation of the implanted source/drain dopants. The dielectric material layer functions as a thermal barrier, to limit out-diffusion of the emitter dopants during the activation step.Type: ApplicationFiled: July 8, 2010Publication date: October 28, 2010Applicant: Agere Systems Inc.Inventors: Arun K. Nanda, Venkat Raghavan, Nace Rossi
-
Publication number: 20100244143Abstract: A semiconductor structure contains a bipolar transistor (101) and a spacing structure (265-1 or 265-2). The transistor has an emitter (241), a base (243), and a collector (245). The base is formed with an intrinsic base portion (243I), a base link portion (243L), and a base contact portion (245C). The intrinsic base portion is situated below the emitter and above material of the collector. The base link portion extends between the intrinsic base portion and the base contact portions. The spacing structure includes an isolating dielectric layer (267-1 or 267-2) and a spacing component. The dielectric layer extends along the upper semiconductor surface. The spacing component includes a lateral spacing portion (269-1 or 269-2) of largely non-monocrystalline semiconductor material, preferably polycrystalline semiconductor material, situated on the dielectric layer above the base link portion.Type: ApplicationFiled: March 27, 2009Publication date: September 30, 2010Inventors: Jeng-Jiun Yang, Constantin Bulucea
-
Publication number: 20100237433Abstract: According to an exemplary embodiment, a bipolar/dual FET structure includes a bipolar transistor situated over a substrate. The bipolar/dual FET structure further includes an enhancement-mode FET and a depletion-mode FET situated over the substrate. In the bipolar/dual FET structure, the channel of the enhancement-mode FET is situated above the base of the bipolar transistor and the channel of the depletion-mode FET is situated below the base of the bipolar transistor. The channel of the enhancement-mode FET is isolated from the channel of the depletion-mode FET so as to decouple the enhancement-mode FET from the depletion mode FET.Type: ApplicationFiled: June 2, 2010Publication date: September 23, 2010Applicant: SKYWORKS SOLUTIONS, INC.Inventors: Peter J. Zampardi, HsiangChih Sun
-
Patent number: 7795637Abstract: The present invention relates a technique using a silicon controlled rectifier (SCR) in a rail based non-breakdown (RBNB) ESD protection device that protects a micro chip from ESD stress.Type: GrantFiled: December 24, 2008Date of Patent: September 14, 2010Assignee: MagnaChip Semiconductor, Ltd.Inventor: Jeong Sik Hwang
-
Publication number: 20100224908Abstract: A semiconductor device according to the present invention includes a substrate; a nitride semiconductor layer formed above the substrate and having a laminated structure including at least three layers; a heterojunction bipolar transistor formed in a region of the nitride semiconductor layer; and a field-effect transistor formed in a region of the nitride semiconductor layer, the region being different from the region in which the heterojunction bipolar transistor is formed.Type: ApplicationFiled: February 22, 2010Publication date: September 9, 2010Applicant: PANASONIC CORPORATIONInventors: Kazushi NAKAZAWA, Akiyoshi TAMURA
-
Publication number: 20100219785Abstract: An inverter for driving a motor includes a plurality of power semiconductor devices. The plurality of power semiconductor devices include a resistance electrically connected between a collector and an emitter of an IGBT element. Each of the power semiconductor devices forms any one of a U-phase arm, a V-phase arm and a W-phase arm of the inverter. As a result, a discharge resistance is built in the inverter, and therefore, it is not required to prepare the discharge resistance separately. Thus, the number of components required for a motor drive apparatus can be decreased and the number of operation steps can be reduced.Type: ApplicationFiled: June 11, 2008Publication date: September 2, 2010Applicant: TOYOTA JIDOSHA KABUSHIKI KAISHAInventors: Satoshi Hirose, Daigo Kikuta
-
Patent number: 7786532Abstract: The relationship between a distance Ls between a base layer and an n type buffer layer formed on the surface of a drift layer and the thickness t of a semiconductor substrate in contact with the drift layer is set to Ls?t?2×Ls. A loss upon turn-off of a high breakdown voltage semiconductor device can be reduced without deteriorating breakdown voltage characteristics.Type: GrantFiled: October 30, 2008Date of Patent: August 31, 2010Assignee: Mitsubishi Electric CorporationInventor: Tomohide Terashima
-
Patent number: 7772060Abstract: A method of fabricating an integrated BiCMOS circuit is provided, the circuit including bipolar transistors 10 and CMOS transistors 12 on a substrate. The method comprises the step of forming an epitaxial layer 28 to form a channel region of a MOS transistor and a base region of a bipolar transistor. Growing of the epitaxial layer includes growing a first sublayer of silicon 28a, a first sublayer of silicon-germanium 28b onto the first sublayer of silicon, a second sublayer of silicon 28c onto the first sublayer of silicon-germanium, and a second sublayer of silicon-germanium 28d onto the second sublayer of silicon. Furthermore, an integrated BiCMOS circuit is provided, which includes an epitaxial layer 28 as described above.Type: GrantFiled: June 11, 2007Date of Patent: August 10, 2010Assignee: Texas Instruments Deutschland GmbHInventors: Reiner Jumpertz, Klaus Schimpf
-
Patent number: 7759731Abstract: A lateral trench MOSFET includes a trench containing a device segment and a gate bus segment. The gate bus segment of the trench is contacted by a conductive plug formed in a dielectric layer overlying the substrate, thereby avoiding the need for the conventional surface polysilicon bridge layer. The conductive plug is formed in a substantially vertical hole in the dielectric layer. The gate bus segment may be wider than the device segment of the trench. A method includes forming a shallow trench isolation (STI) while the conductive material in the trench is etched.Type: GrantFiled: August 28, 2006Date of Patent: July 20, 2010Assignees: Advanced Analogic Technologies, Inc., Advanced Analogic Technologies (Hong Kong) LimitedInventors: Donald Ray Disney, Cho Chiu Ma
-
Patent number: 7755106Abstract: An integrated semiconductor structure includes a heterojunction bipolar transistor and a Schottky diode. The structure has a substrate, the heterojunction bipolar transistor overlying and contacting the substrate, wherein the heterojunction bipolar transistor includes a transistor collector layer, and a Schottky diode overlying the substrate and overlying the transistor collector layer. The Schottky diode includes a Schottky diode barrier layer structure that desirably is not of the same material, doping, and thickness as the transistor collector layer.Type: GrantFiled: February 26, 2008Date of Patent: July 13, 2010Assignee: The Boeing CompanyInventor: Berinder P. S. Brar
-
Publication number: 20100171148Abstract: A device comprises a first sub-collector formed in an upper portion of a substrate and a lower portion of a first epitaxial layer and a second sub-collector formed in an upper portion of the first epitaxial layer and a lower portion of a second epitaxial layer. The device further comprises a reach-through structure connecting the first and second sub-collectors and an N? well formed in a portion of the second epitaxial layer and in contact with the second sub-collector and the reach-through structure. The device further comprises N+ diffusion regions in contact with the N? well, a P+ diffusion region in contact with the N? well, and shallow trench isolation structures between the N+ and P+ diffusion regions.Type: ApplicationFiled: March 17, 2010Publication date: July 8, 2010Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Xuefeng LIU, Robert M. RASSEL, Steven H. VOLDMAN
-
Publication number: 20100163923Abstract: A semiconductor device may include a semiconductor substrate having a first deep N well and/or a second deep N well, a first isolation layer over a first deep N well, and/or a first P well over a first deep N well. A semiconductor device may include an NMOS transistor over a first P well and/or a PMOS transistor over a first deep N well at an opposite side of a first isolation layer. A semiconductor device may include a second P well over a second deep N well, a second isolation layer interposed between a second deep N well and a second P well, and/or an emitter including first type impurities over a second deep N well. A semiconductor device may include a third isolation layer over a second P well, a collector including first type impurities over a second P well, and/or a base formed over a second P well and/or having a bottom surface to make contact with an emitter.Type: ApplicationFiled: December 29, 2009Publication date: July 1, 2010Inventor: Yeo-Cho Yoon
-
Publication number: 20100164012Abstract: A semiconductor device includes a semiconductor substrate including a CMOS region and a bipolar region, a first N well and a first P well in the CMOS region, a PMOS device in the first N well and an NMOS device in the first P well, a deep P well in the bipolar region, a second N well in the deep P, a second isolation layer between the deep P well and the second N well, a third isolation in the second N well, a collector in the second N well between the second and third isolation layers, and a base formed in the second N well and having a bottom surface including first type impurities to contact the emitter.Type: ApplicationFiled: December 29, 2009Publication date: July 1, 2010Inventor: Yeo-Cho Yoon
-
Publication number: 20100148276Abstract: The invention relates to a BiMOS semiconductor component having a semiconductor substrate wherein, in a first active region, a depletion-type MOS transistor is formed comprising additional source and drain doping regions of the first conductivity type extending in the downward direction past the depletion region into the body doping region while, in a second active region, (101), a bipolar transistor (100) is formed, the base of which comprises a body doping region (112) and the collector of which comprises a deep pan (110), wherein an emitter doping region (114) of the first conductivity type and a base connection doping region (118) of the second conductivity type are formed in the body doping region. The semiconductor element can be produced with a particularly low process expenditure because it uses the same basic structure for the doping regions in the bipolar transistor as are used in the MOS transistor of the same semiconductor component.Type: ApplicationFiled: March 26, 2008Publication date: June 17, 2010Applicant: X-FAB SEMICONDUCTOR FOUNDRIESInventors: Thomas Uhlig, Felix Fuernhammer, Christoph Ellmers
-
Publication number: 20100127318Abstract: A BiCMOS substrate includes a bipolar area having a buried carrier layer, and a deep trench isolation (DTI) trench extending into the buried carrier layer to form a surface well implant above a buried well implant within the DTI trench, the buried well implant being the buried carrier layer portion within the DTI trench. A floating gate is disposed on the carrier well. Optionally, a high voltage control gate is formed of a stack of the buried well implant and the surface well implant within the DTI trench. Optionally, a poly layer formed of a bipolar process base poly layer is disposed on the floating gate. Optionally, a shallow well isolation region is formed on the substrate, a floating gate is disposed on the shallow well region, and an overlaying control gate, formed of a bipolar process base poly, is disposed above the floating gate.Type: ApplicationFiled: November 24, 2008Publication date: May 27, 2010Applicant: NXP B.V.Inventors: Wibo Van NOORT, Theodore James Letavic, Francis Zaato, Charudatta Mandhare
-
Patent number: 7723803Abstract: The present invention discloses a bipolar device. An emitter is formed in a semiconductor substrate. A collector is laterally spaced from the emitter in the substrate. A gate terminal is formed on the substrate, defining a space between the emitter and the collector. An extrinsic base is formed on the substrate with a predetermined distance from either the emitter or the collector, wherein the base, the emitter, the collector and the gate terminal are located in an active area defined by a hole in a surrounding isolation structure in the substrate.Type: GrantFiled: March 7, 2005Date of Patent: May 25, 2010Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventor: Shine Chung
-
Patent number: 7718486Abstract: Methods and systems for fabricating integrated pairs of HBT/FET's are disclosed. One preferred embodiment comprises a method of fabricating an integrated pair of GaAs-based HBT and FET. The method comprises the steps of: growing a first set of epitaxial layers for fabricating the FET on a semi-insulating GaAs substrate; fabricating a highly doped thick GaAs layer serving as the cap layer for the FET and the subcollector layer for the HBT; and producing a second set of epitaxial layers for fabricating the HBT.Type: GrantFiled: January 13, 2006Date of Patent: May 18, 2010Assignee: Anadigics, Inc.Inventors: Oleh Krutko, Kezhou Xie, Mohsen Shokrani, Aditya Gupta, Boris Gedzberg
-
Patent number: 7700423Abstract: A method of fabricating an epitaxial compound semiconductor III-V wafer suitable for the subsequent fabrication of at least two different types of integrated active devices (such as an HBT and a FET) on such wafer by providing a substrate; growing a first epitaxial structure on the substrate; and growing a second epitaxial structure on the first epitaxial structure.Type: GrantFiled: July 28, 2006Date of Patent: April 20, 2010Assignee: IQE RF, LLCInventors: Paul Cooke, Richard W. Hoffman, Jr., Victor Labyuk, Sherry Qianwen Ye
-
Patent number: 7692214Abstract: A semiconductor device includes: a semiconductor substrate; an IGBT cell; and a diode cell. The substrate includes a first layer on a first surface, second and third layers adjacently arranged on a second surface of the substrate and a fourth layer between the first layer and the second and third layers. The first layer provides a drift layer of the IGBT cell and the diode cell. The second layer provides a collector layer of the IGBT cell. The third layer provides one electrode connection layer of the diode cell. A resistivity ?1 and a thickness L1 of the first layer, a resistivity ?2 and a thickness L2 of the fourth layer, and a half of a minimum width W2 of the second layer on a substrate plane have a relationship of (?1/?2)×(L1·L2/W22)<1.6.Type: GrantFiled: March 20, 2007Date of Patent: April 6, 2010Assignee: DENSO CORPORATIONInventors: Norihito Tokura, Yukio Tsuzuki, Kenji Kouno
-
Patent number: 7682919Abstract: A method in the fabrication of an integrated circuit including a PMOS varactor and an npn transistor, comprises the steps of (i) simultaneously forming buried n+-doped regions (31) for the PMOS varactor and the npn transistor in a p-doped substrate (10, 41); (ii) simultaneously forming n-doped wells (41) above the buried n+-doped regions (31); (iii) simultaneously forming field isolation areas (81) around the n-doped regions (41); (iv) forming a PMOS gate region (111, 194) and a p-doped base each in a respective one of the n-doped wells (41); and (v) simultaneously forming n+-doped contacts to the buried n+-doped regions (31); the contacts being separated from the n-doped wells (41). Source and drain regions may be formed in the PMOS n-well (inversion mode) or the PMOS n+-doped contact may be formed in the PMOS n-well instead of being separated from there (accumulation mode).Type: GrantFiled: April 22, 2004Date of Patent: March 23, 2010Assignee: Infineon Technologies AGInventor: Ted Johansson
-
Publication number: 20100065920Abstract: The invention, in one aspect, provides a method for fabricating a semiconductor device. In one aspect, the method provides for a dual implantation of a tub of a bipolar transistor. The tub in bipolar region is implanted by implanting the tub through separate implant masks that are also used to implant tubs associated with MOS fabricate different voltage devices in a non-bipolar region during the fabrication of MOS transistors.Type: ApplicationFiled: February 14, 2007Publication date: March 18, 2010Inventors: Alan S. Chen, Mark Dyson, Nace M. Rossi, Ranbir Singh, Xiaojun Yuan
-
Publication number: 20100059829Abstract: A bipolar selection transistor and a circuitry MOS transistor for a memory device are formed in a semiconductor body. The bipolar selection transistor is formed by implanting a buried collector, implanting a base region on the buried collector, forming a silicide protection mask on the semiconductor body, and implanting an emitter region and a control contact region. The circuitry MOS transistor is formed by defining a gate on the semiconductor body, forming lateral spacers on the sides of the gate and implanting source and drain regions on the sides of the lateral spacers. Then, a silicide region is formed on the emitter, base contact, source and drain regions and the gate, in a self-aligned way. The lateral spacers are multilayer structures including at least two different layers, one of which is used to form the silicide protection mask on the bipolar selection transistor. Thereby, the dimensions of the lateral spacers are decoupled from the thickness of the silicide protection mask.Type: ApplicationFiled: September 10, 2009Publication date: March 11, 2010Applicant: STMICROELECTRONICS S.R.L.Inventors: Fabio Pellizzer, Cristina Casellato, Michele Magistretti, Roberto Colombo, Lucilla Brattico
-
Patent number: 7674681Abstract: Disclosed are a semiconductor device and a method for manufacturing the same. The semiconductor device includes a semiconductor substrate including first and second well areas doped with second conductive ions, a third well area in the first well and doped with the second conductive ions, a base area in the third well and doped with first conductive ions, an emitter area in the third well and doped with the second conductive ions, an emitter electrode on the emitter area, a first contact plug in contact with the emitter electrode, a second contact plug in contact with the base area, a collector area in the second well and doped with the second conductive ions, and a third contact plug in contact with the collector area.Type: GrantFiled: December 12, 2006Date of Patent: March 9, 2010Assignee: Dongbu Electronics Co., Ltd.Inventor: Woong Je Sung
-
Publication number: 20100051946Abstract: A poly-emitter type bipolar transistor includes a buried layer formed over an upper portion of a semiconductor substrate, an epitaxial layer formed on the semiconductor substrate, a collector area formed on the epitaxial layer and connected to the buried layer, a base area formed at a part of an upper portion of the epitaxial layer, and a poly-emitter area formed on a surface of the semiconductor substrate in the base area and including a polysilicon material. A BCD device includes a poly-emitter type bipolar transistor having a poly-emitter area including a polysilicon material and at least one of a CMOS and a DMOS formed on a single wafer together with the poly-emitter type bipolar transistor.Type: ApplicationFiled: August 24, 2009Publication date: March 4, 2010Inventor: Bon-Keun Jun
-
Publication number: 20100039844Abstract: A semiconductor device which can avoid increase of a conduction loss of an IGBT, secure a low noise characteristic and also reduce a switch loss. The switching device is of a trench gate type, in which a drift n? layer 110 is exposed to its main surface to a floating p layer 126 and to trench gates. In other words, the floating p layer 126 is provided within the drift n? layer 110 to be spaced from the trench gates.Type: ApplicationFiled: August 7, 2009Publication date: February 18, 2010Inventors: Taiga ARAI, Matsuhiro Mori
-
Publication number: 20100032769Abstract: An n-type isolation structure is disclosed which includes an n-type BISO layer in combination with a shallow n-well, in an IC. The n-type BISO layer is formed by implanting n-type dopants into a p-type IC substrate in addition to a conventional n-type buried layer (NBL), prior to growth of a p-type epitaxial layer. The n-type dopants in the BISO implanted layer diffuse upward from the p-type substrate to between one-third and two-thirds of the thickness of the p-type epitaxial layer. The shallow n-type well extends from a top surface of the p-type epitaxial layer to the n-type BISO layer, forming a continuous n-type isolation structure from the top surface of the p-type epitaxial layer to the p-type substrate. The width of the n-type BISO layer may be less than the thickness of the epitaxial layer, and may be used alone or with the NBL to isolate components in the IC.Type: ApplicationFiled: August 10, 2009Publication date: February 11, 2010Applicant: TEXAS INSTRUMENTS INCORPORATEDInventors: Pinghai Hao, Seetharaman Sridhard, James Robert Todd
-
Publication number: 20100032768Abstract: A transistor of an image sensor and a method for manufacturing the same include simultaneously forming a device isolation layer at a boundary between a first conductive transistor region having a second conductive well formed therein and a second conductive transistor region having a first conductive well formed therein, and a trench dielectric layer at a junction transistor region having no conductive well formed therein, and then simultaneously forming a first gate pattern at the first conductive transistor region, a second gate pattern at the second conductive transistor region and a laminated layer at the junction transistor region, and then forming a bipolar junction in the laminated layer by sequentially implanting a first conductive dopant and a second conductive dopant into the laminated layer.Type: ApplicationFiled: August 6, 2009Publication date: February 11, 2010Applicant: Dongbu HiTeck Co., Ltd.Inventor: Hyung-Jin Park
-
Patent number: 7656002Abstract: The present invention relates to a microelectronic device having a bipolar epitaxial structure that provides at least one bipolar transistor element formed over at least one field effect transistor (FET) epitaxial structure that provides at least one FET element. The epitaxial structures are separated with at least one separation layer. Additional embodiments of the present invention may use different epitaxial layers, epitaxial sub-layers, metallization layers, isolation layers, layer materials, doping materials, isolation materials, implant materials, or any combination thereof.Type: GrantFiled: November 30, 2007Date of Patent: February 2, 2010Assignee: RF Micro Devices, Inc.Inventors: Curtis A. Barratt, Michael T. Fresina, Brian G. Moser, Dain C. Miller, Walter A. Wohlmuth
-
Patent number: 7655953Abstract: A sub-substrate, a blue-violet semiconductor laser device, an insulating layer, and a red semiconductor laser device are stacked in order on a support member through a plurality of fusion layers. The insulating layer is stacked on an n-side pad electrode of the blue-violet semiconductor laser device, and a conductive layer is formed on the insulating layer. The red semiconductor laser device is stacked on the conductive layer through a fusion layer. The conductive layer is electrically connected to a p-side pad electrode of the red semiconductor laser device. The n-side pad electrode of the blue-violet semiconductor laser device and the n-side pad electrode of the red semiconductor laser device are electrically connected to each other.Type: GrantFiled: August 31, 2005Date of Patent: February 2, 2010Assignee: Sanyo Electric Co., Ltd.Inventors: Daijiro Inoue, Masayuki Hata, Yasuyuki Bessho
-
Publication number: 20100019304Abstract: A semiconductor memory device includes bodies electrically floating; sources; drains; gate electrodes, each of which is adjacent to one side surface of the one of the bodies via a gate dielectric film; plates, each of which is adjacent to the other side surface of the one of the bodies via a plate dielectric film; first bit lines on the drains, the first bit lines including a semiconductor with a same conductivity type as that of the drains; and emitters on the semiconductor of the first bit lines, the emitters including a semiconductor with an opposite conductivity type to that of the semiconductor of the first bit lines, wherein the emitters are stacked above the bodies and the drains.Type: ApplicationFiled: July 2, 2009Publication date: January 28, 2010Applicant: KABUSHIKI KAISHA TOSHIBAInventors: Yoshihiro MINAMI, Takashi Ohsawa, Tomoaki Shino, Takeshi Hamamoto, Akihiro Nitayama
-
Publication number: 20100019326Abstract: A complementary bipolar semiconductor device (CBi semiconductor device) comprising a substrate of a first conductivity type, active bipolar transistor regions in the substrate, in which the base, emitter and collector of vertical bipolar transistors are arranged, vertical epitaxial-base npn bipolar transistors in a first subset of the active bipolar transistor regions, vertical epitaxial-base pnp bipolar transistors in a second subset of the active bipolar transistor regions, collector contact regions which are respectively arranged adjoining an active bipolar transistor region, and shallow field insulation regions which respectively laterally delimit the active bipolar transistor regions and the collector contact regions, wherein arranged between the first or the second or both the first and also the second subset of active bipolar transistor regions on the one hand and the adjoining collector contact regions on the other hand is a respective shallow field insulation region of a first type with a first depthType: ApplicationFiled: December 7, 2007Publication date: January 28, 2010Inventors: Dieter Knoll, Bernd Heinemann, Karl-Ernst Ehwald
-
Patent number: 7652339Abstract: An ambipolar transistor, including a p-type semiconductor region and an n-type semiconductor region near the p-type semiconductor region. Also a first terminal and second terminal contact both the p-type semiconductor region and the n-type semiconductor region. Furthermore, the p-type semiconductor region and the n-type semiconductor region substantially do not overlap each other. A method of manufacturing an ambipolar transistor is also disclosed, including forming a p-type semiconductor region, forming an n-type semiconductor region near the p-type semiconductor region, forming a first terminal contacting both the p-type semiconductor region and n-type semiconductor region, forming a second terminal contacting both the p-type semiconductor region and n-type semiconductor region; and wherein the p-type semiconductor region and the n-type semiconductor region substantially do not overlap, and have substantially no interfacial area.Type: GrantFiled: April 6, 2007Date of Patent: January 26, 2010Assignee: Xerox CorporationInventors: Yiliang Wu, Beng S. Ong, Alphonsus Hon-Chung Ng
-
Publication number: 20100006944Abstract: An input/output (I/O) mixed-voltage drive circuit and electrostatic discharge protection device for coupling to an I/O pad. The device includes an NFET device having a gate, a drain, a source and body, the gate adapted for coupling to a pre-drive circuit, the source and the body being coupled to one another and to ground. The device also includes a bipolar junction transistor having a collector, an emitter and a base, the emitter being coupled to the drain of the NFET and the collector being coupled to the I/O pad.Type: ApplicationFiled: July 8, 2008Publication date: January 14, 2010Applicants: INTERNATIONAL BUSINESS MACHINES CORPORATION, INFINEON TECHNOLOGIES NORTH AMERICA CORP, SAMSUNG ELECTRONICS CO., LTDInventors: Kiran V. Chatty, David Alvarez, Bong Jae Kwon, Christian C. Russ
-
Publication number: 20090321825Abstract: A semiconductor device fabricating method is described. The semiconductor device fabricating method comprises forming an epitaxial layer on a substrate, wherein the epitaxial layer is the same conductive type as the substrate. A first doped region having the different conductive type from the epitaxial layer is formed in the epitaxial layer. An annealing process is performed to diffuse dopants in the first doped region. A second doped region and an adjacent third doped region are formed in the first doped region. The second doped region is a different conductive type from that of the first doped region, and the third doped region is the same conductive type as that of the first doped region. A gate structure is formed on the epitaxial layer covering a portion of the second and the third doped regions.Type: ApplicationFiled: June 29, 2009Publication date: December 31, 2009Applicant: VANGUARD INTERNATIONAL SEMICONDUCTOR CORPORATIONInventors: Chu-Feng CHEN, Chung-Ren LAO, Pai-Chun KUO, Chien-Hsien SONG, Hua-Chun CHIUE, An-Hung LIN
-
Patent number: 7638386Abstract: A method is provided for forming bipolar (103) and MOS (105) semiconductor devices in a common substrate (46), comprising, forming a combination comprising an MOS device (105) in a first region (44) of the substrate (46) and a portion (50) of a collector region (82, 64, 62, 50) of the bipolar device (103) in a second portion (42) of the substrate (46), covering the MOS device (105) with differentially etchable dielectric layers (56, 58) and the combination with an etch-stop layer (68), completing formation of the bipolar device (103) without completely removing the etch-stop layer (68) from the MOS device (105), anisotropically etching the differentially etchable layers (56, 58) to form a gate sidewall (56?, 58?) of the MOS device (105), and applying contact electrodes (98) to the MOS (105) and bipolar (103) devices.Type: GrantFiled: June 15, 2006Date of Patent: December 29, 2009Assignee: Freescale Semiconductor, Inc.Inventors: James A. Kirchgessner, Matthew W. Menner, Jay P. John
-
Publication number: 20090316492Abstract: A semiconductor memory cell and arrays of memory cells are provided In at least one embodiment, a memory cell includes a substrate having a top surface, the substrate having a first conductivity type selected from a p-type conductivity type and an n-type conductivity type; a first region having a second conductivity type selected from the p-type and n-type conductivity types, the second conductivity type being different from the first conductivity type, the first region being formed in the substrate and exposed at the top surface; a second region having the second conductivity type, the second region being formed in the substrate, spaced apart from the first region and exposed at the top surface; a buried layer in the substrate below the first and second regions, spaced apart from the first and second regions and having the second conductivity type; a body region formed between the first and second regions and the buried layer, the body region having the first conductivity type; a gate positioned between theType: ApplicationFiled: September 2, 2009Publication date: December 24, 2009Inventor: Yuniarto Widjaja
-
Publication number: 20090309167Abstract: Embodiments relate to a bipolar transistor that includes a body region having a fin structure. At least one terminal region may be formed over at least a portion of the body region. The at least one terminal region may be formed as an epitaxially grown region. Embodiments also relate to a vertically integrated electronic device that includes a first terminal region, a second terminal region and a third terminal region. The second terminal region may be arranged over at least a portion of the third terminal region, and at least two of the first, second and third terminal regions may be formed as epitaxially grown regions.Type: ApplicationFiled: June 12, 2008Publication date: December 17, 2009Inventors: Christian Russ, Christian Pacha, Snezana Jenei, Klaus Schruefer