In Combination With Bipolar Transistor (epo) Patents (Class 257/E27.015)
-
Publication number: 20090302415Abstract: Micro-electromechanical system (MEMS) devices and methods of manufacture thereof are disclosed. In one embodiment, a MEMS device includes a semiconductive layer disposed over a substrate. A trench is disposed in the semiconductive layer, the trench with a first sidewall and an opposite second sidewall. A first insulating material layer is disposed over an upper portion of the first sidewall, and a conductive material disposed within the trench. An air gap is disposed between the conductive material and the semiconductive layer.Type: ApplicationFiled: June 4, 2008Publication date: December 10, 2009Inventors: Karl-Heinz Mueller, Bernhard Winkler, Robert Gruenberger
-
Publication number: 20090294870Abstract: A method of a semiconductor device, which includes an insulated-gate FET and an electronic element, includes three steps. The first step is the step of forming a trench gate of the insulated-gate FET in a first region of a semiconductor base and a trench element-isolation layer in a second region of the semiconductor base, simultaneously. The second step is the step of forming a first diffusion layer of the insulated-gate FET on a side of the trench gate and a second diffusion layer of the electronic element in a region surrounded by the trench element-isolation layer, simultaneously. The third step is the step of forming a third diffusion layer of the insulated-gate FET in the first diffusion layer and a fourth diffusion layer of the electronic element in the second diffusion layer, simultaneously.Type: ApplicationFiled: May 26, 2009Publication date: December 3, 2009Applicant: NEC ELECTRONICS CORPORATIONInventors: Takao Arai, Sachiko Shirai
-
Publication number: 20090294799Abstract: A voltage mitigating element mitigating a voltage applied across a gate insulating film in an off state of an insulated gate bipolar transistor (IGBT) is arranged to a gate electrode node of a P-channel MOS transistor provided for suppressing flow-in of holes at the time of turn-off of the IGBT. Withstanding voltage characteristics are improved and an occupation area thereof is reduced while maintaining switching characteristics and a low on-resistance of an insulated gate bipolar transistor.Type: ApplicationFiled: September 8, 2008Publication date: December 3, 2009Applicant: MITSUBISHI ELECTRIC CORPORATIONInventor: Tomohide TERASHIMA
-
Publication number: 20090289279Abstract: Methods and apparatus of integrating a buried-channel PMOS into a BiCMOS process. The apparatus comprises at least one bipolar transistor and at least one MOS device coupled to the at least one bipolar transistor, such that a gate of the at least one MOS device may be coupled to an emitter of the at least one bipolar transistor. The MOS device comprises a buried channel having mobility means, such as strained silicon for promoting hole mobility in the buried channel, and confinement means, such as a cap layer disposed proximate to the buried channel for limiting leakage of holes from the buried channel. The apparatus may be formed by exposing a substrate in a PMOS, forming a SiGe layer on the substrate, forming an oxide layer on the SiGe layer, masking the PMOS, and removing at least some of the oxide and at least some of the SiGe layer.Type: ApplicationFiled: May 22, 2008Publication date: November 26, 2009Applicant: STMicroelectronics Inc.Inventor: Prasanna Khare
-
Publication number: 20090278205Abstract: A high voltage BICMOS device and a method for manufacturing the same, which may improve the reliability of the device by securing a distance between adjacent DUF regions, are provided. The high voltage BICMOS device includes: a reverse diffusion under field (DUF) region formed by patterning a predetermined region of a semiconductor substrate; a diffusion under field (DUF) region formed in the substrate adjacent to the reverse DUF region; a spacer formed at a sidewall of the reverse DUF region; an epitaxial layer formed on an entire surface of the substrate; and a well region formed in contact with the DUF region.Type: ApplicationFiled: July 20, 2009Publication date: November 12, 2009Inventor: Kwang Young KO
-
Publication number: 20090267112Abstract: A semiconductor device arrangement comprises a semiconductor device and an injector device. The semiconductor device comprises a first current electrode region of a first conductivity type, a second current electrode region of the first conductivity type, a drift region between the first and the second current electrode regions, and at least one floating region of a second conductivity type formed in the drift region. The injector device is arranged to receive an activation signal when the semiconductor device is turned on and to inject charge carriers of the second conductivity type into the drift region and the at least one floating region in response to receiving the activation signal.Type: ApplicationFiled: September 22, 2006Publication date: October 29, 2009Applicant: Freescale Semiconductor, Inc.Inventors: Jean-Michel Reynes, Philippe Lance, Stefanov Evgieniy, Yann Weber
-
Publication number: 20090261446Abstract: In various embodiments, semiconductor structures and methods to manufacture these structures are disclosed. In one embodiment, a method includes forming a portion of the unidirectional transistor and a portion of a bidirectional transistor in or over a semiconductor material simultaneously. Other embodiments are described and claimed.Type: ApplicationFiled: October 21, 2008Publication date: October 22, 2009Inventor: Bishnu P. Gogoi
-
Publication number: 20090261421Abstract: In various embodiments, semiconductor structures and methods to manufacture these structures are disclosed. In one embodiment, a method includes forming a portion of the unidirectional transistor and a portion of a bidirectional transistor in or over a semiconductor material simultaneously. Other embodiments are described and claimed.Type: ApplicationFiled: October 21, 2008Publication date: October 22, 2009Inventor: Bishnu Prasanna Gogoi
-
Publication number: 20090250753Abstract: Provided are a semiconductor device and a method of fabricating the semiconductor device.Type: ApplicationFiled: March 30, 2009Publication date: October 8, 2009Applicant: Fairchild Korea Semiconductor, Ltd.Inventors: Jong-ho Park, Chang-Ki Jeon, Hyi-Jeong Park, Hye-mi Kim
-
Publication number: 20090245543Abstract: An amplifier integrated circuit element or J-FET is used for impedance conversion and amplification of ECM. The amplifier integrated circuit element has advantages of allowing an appropriate gain to be set by adjusting a circuit constant, and of producing a higher gain than the J-FET; but also has a problem of having a complicated circuit configuration and requiring high costs. Using only the J-FET has also problems of outputting a voltage insufficiently amplified and producing a low gain. Against this background, provided is a discrete element in which: a J-FET and a bipolar transistor are integrated on one chip; a source region of the J-FET is connected to a base region of the bipolar transistor; and a drain region of the J-FET is connected to a collector region of the bipolar transistor. Accordingly, an ECM amplifying element with high input impedance and low output impedance can be achieved.Type: ApplicationFiled: March 24, 2009Publication date: October 1, 2009Applicants: SANYO Electric Co., Ltd., SANYO Semiconductor Co., Ltd.Inventor: Eio Onodera
-
Publication number: 20090230481Abstract: Provided are a semiconductor device including a source/drain and a gate formed using a doped polysilicon process, and a method of fabricating the semiconductor device. The method comprises: forming a gate insulating layer on a part of an active region on a first conductivity type epitaxial layer; forming a conductive layer on the epitaxial layer; implanting high concentration impurities of a second conductivity type a first portion of the conductive layer on the gate insulating layer and second portions of the conductive layer on both sides of the first insulating layer; patterning the conductive layer; forming a second insulating layer on the epitaxial layer and high concentration impurity regions of the second conductivity type below the second conductive pattern; and implanting low-concentration impurities of the second conductivity type into the epitaxial layer between a gate structure and the high concentration impurity regions.Type: ApplicationFiled: March 11, 2009Publication date: September 17, 2009Applicant: Fairchild Korea Semiconductor, Ltd.Inventors: Jong-ho Park, Chang-ki Jeon, Kyijeong Park
-
Publication number: 20090230431Abstract: The present invention has as an objective to provide: a semiconductor device to satisfy both of the trade-off characteristic advantages of the HBT; and the HFET and a manufacturing method thereof. The semiconductor device in the present invention is an HBT and HFET integrated circuit. The HBT includes a sub-collector layer, a GaAs collector layer, a GaAs base layer, and an InGaP emitter layer which are sequentially stacked. The sub-collector layer includes a GaAs external sub-collector region, and a GaAs internal sub-collector region disposed on the GaAs external sub-collector region. A mesa-shaped collector part and a collector electrode are separately formed on the GaAs external sub-collector region. The HFET includes a GaAs cap layer, a source electrode, and a drain electrode, the GaAs cap layer including portion of the GaAs external sub-collector region, and the source electrode and the drain electrode being formed on the GaAs cap layer.Type: ApplicationFiled: March 9, 2009Publication date: September 17, 2009Applicant: PANASONIC CORPORATIONInventors: Keiichi MURAYAMA, Akiyoshi TAMURA, Hirotaka MIYAMOTO, Kenichi MIYAJIMA
-
Patent number: 7560782Abstract: An integrated transistor device is formed in a chip of semiconductor material having an electrical-insulation region delimiting an active area accommodating a bipolar transistor of vertical type and a MOSFET of planar type, contiguous to one another. The active area accommodates a collector region; a bipolar base region contiguous to the collector region; an emitter region within the bipolar base region; a source region, arranged at a distance from the bipolar base region; a drain region; a channel region arranged between the source region and the drain region; and a well region. The drain region and the bipolar base region are contiguous and form a common base structure shared by the bipolar transistor and the MOSFET. Thereby, the integrated transistor device has a high input impedance and is capable of driving high currents, while only requiring a small integration area.Type: GrantFiled: November 27, 2006Date of Patent: July 14, 2009Inventors: Fabio Pellizzer, Paolo Giuseppe Cappelletti
-
Publication number: 20090173966Abstract: An integrated low leakage diode suitable for operation in a power integrated circuit has a structure similar to a lateral power MOSFET, but with the current flowing through the diode in the opposite direction to a conventional power MOSFET. The anode is connected to the gate and the comparable MOSFET source region which has highly doped regions of both conductivity types connected to the channel region to thereby create a lateral bipolar transistor having its base in the channel region. A second lateral bipolar transistor is formed in the cathode region. As a result, substantially all of the diode current flows at the upper surface of the diode thereby minimizing the substrate leakage current. A deep highly doped region in contact with the layers forming the emitter and the base of the vertical parasitic bipolar transistor inhibits the ability of the vertical parasitic transistor to fully turn on.Type: ApplicationFiled: January 9, 2008Publication date: July 9, 2009Inventor: Jun Cai
-
Publication number: 20090166721Abstract: Fashioning a quasi-vertical gated NPN-PNP (QVGNP) electrostatic discharge (ESD) protection device is disclosed. The QVGNP ESD protection device has a well having one conductivity type formed adjacent to a deep well having another conductivity type. The device has a desired holding voltage and a substantially homogenous current flow, and is thus highly robust. The device can be fashioned in a cost effective manner by being formed during a BiCMOS or Smart Power fabrication process.Type: ApplicationFiled: December 31, 2007Publication date: July 2, 2009Inventors: Marie Denison, Pinghai Hao
-
Publication number: 20090166671Abstract: The present invention relates a technique using a silicon controlled rectifier (SCR) in a rail based non-breakdown (RBNB) ESD protection device that protects a micro chip from ESD stress.Type: ApplicationFiled: December 24, 2008Publication date: July 2, 2009Inventor: Jeong Sik Hwang
-
Publication number: 20090159984Abstract: A semiconductor device and a method for manufacturing the same are provided. An n-well region can be formed on a semiconductor substrate, and a base contact region can be formed on the n-well region. An emitter contact region, a collector contact region, and a p-base region can also be formed on the n-well. The emitter and collector contact regions can include n-type ions, and the base contact region and the p-base region can include p-type ions. Thus, the semiconductor device can include an n-channel metal oxide semiconductor transistor and an NPN bipolar transistor.Type: ApplicationFiled: June 25, 2008Publication date: June 25, 2009Inventor: Yeo Cho Yoon
-
Publication number: 20090159982Abstract: A Bi-CMOS semiconductor device and method for manufacturing the same are provided. An n-well can be formed in a semiconductor substrate, and an NMOS transistor can be provided on the substrate separated from the n-well by a device isolation layer. An NPN bipolar transistor can be formed using the n-well. In particular, a collector contact region and a p-base region can be provided in the n-well. In addition, a base contact region and an emitter contact region can be disposed in the p-base region. A silicide is provided on the source and drain regions and the gate of the NMOS transistor, and the base contact region of the NPN bipolar transistor.Type: ApplicationFiled: October 3, 2008Publication date: June 25, 2009Inventor: Yeo Cho YOON
-
Publication number: 20090159983Abstract: Integrated circuits using buried layers under epitaxial layers present a challenge in aligning patterns for surface components to the buried layers, because the epitaxial material over the buried layer diminishes the visibility of and shifts the apparent position of the buried layer. A method of measuring the lateral offset, known as the epi pattern shift, between a buried layer and a pattern for a surface component using planar processing technology and commonly used semiconductor fabrication metrology tools is disclosed. The disclosed method may be used on a pilot wafer to provide optimization data for a production line running production wafers, or may be used on production wafers directly. An integrated circuit fabricated using the instant invention is also disclosed.Type: ApplicationFiled: December 20, 2007Publication date: June 25, 2009Applicant: TEXAS INSTRUMENTS INCORPORATEDInventors: Lynn S. Welsh, Amy E. Anderson
-
Publication number: 20090152643Abstract: A semiconductor structure is provided. The semiconductor structure comprises a substrate, a first metal-oxide-semiconductor (MOS), a second MOS, a first semiconductor region, and a second semiconductor region. The first and the second MOSs are formed on the substrate. The first semiconductor region is formed between the substrate and the first MOS. The second semiconductor region is formed between the substrate and the second MOS. The first semiconductor region and the second semiconductor region isolate the first MOS from the second MOS.Type: ApplicationFiled: March 10, 2008Publication date: June 18, 2009Inventors: Mine-Yuan Huang, Li-Hung Chi
-
Patent number: 7547948Abstract: A method of manufacturing a CMOS-BJT semiconductor device comprises the steps of: forming a collector region of a first conductivity type and a first well of the first conductivity type, simultaneously in a semiconductor substrate; forming a second well of a second conductivity type opposite to said first conductivity type, in the semiconductor substrate; forming a base region of the second conductivity type in the collector region; forming first and second insulated gate structure on said first and second wells, and a junction protection structure having same constituent elements as said insulated gate structures on said base region; and forming second source/drain regions of the first conductivity type in said second well, and an emitter region of the first conductivity type in the base region, simultaneously, with an emitter-base junction reaching the principal surface below said junction protection structure.Type: GrantFiled: March 8, 2005Date of Patent: June 16, 2009Assignee: Yamaha CorporationInventors: Takayuki Kamiya, Kunihiko Mitsuoka
-
Publication number: 20090127629Abstract: NPN and PNP bipolar junction transistors are formed in a semiconductor substrate material in a double polysilicon CMOS process flow in a manner that allows the collectors of both of the npn and pnp bipolar transistors to be biased differently than the bias that is placed on the semiconductor substrate material.Type: ApplicationFiled: November 15, 2007Publication date: May 21, 2009Inventor: Zia Alan Shafi
-
Publication number: 20090127630Abstract: An integrated semiconductor structure and a method for fabricating an integrated semiconductor structure in a bulk semiconductor wafer.Type: ApplicationFiled: June 12, 2008Publication date: May 21, 2009Applicant: Texas Instruments IncorporatedInventors: Scott Balster, Badih El-Kareh, Hiroshi Yasuda
-
Patent number: 7521757Abstract: A semiconductor device includes a semiconductor substrate which has first and second principal surface regions; an insulated gate structure which is formed in the first principal surface region; a back surface region semiconductor layer which is formed in the second principal surface region and has a thickness of at most 5 ?m; an outermost metal film; and a back surface electrode which is formed in the second principal surface region between the back surface region semiconductor layer and the outermost metal film and which is composed of a plurality of films which are laminated and include a stress relaxation film so that false judgment of chip quality based on leakage current measurements during manufacturing is reduced particularly when dust is present and skews leakage current measurements due to strain on the wafer and the piezoelectric effect produced.Type: GrantFiled: June 21, 2007Date of Patent: April 21, 2009Assignee: Fuji Electric Device Technology Co., Ltd.Inventors: Takashi Kobayashi, Koji Sasaki, Yasuharu Mikoshiba, Masahiro Kato
-
Publication number: 20090057728Abstract: A dynamic random access memory (DRAM) device can include a plurality of memory cells. Each memory cell can include a charge storing structure and an access device comprising an enhancement mode junction field effect transistor (JFET). The DRAM device can further include a plurality of sense amplifiers that each generates an output value in response to a signal received at respective sense amplifier inputs, and a plurality of bit lines, each bit line coupling a plurality of memory cells to at least one input of at least one of the sense amplifiers. A method can fabricate such DRAM devices.Type: ApplicationFiled: August 20, 2008Publication date: March 5, 2009Inventor: Douglas B. Boyle
-
Publication number: 20090057774Abstract: Methods and associated structures of forming a microelectronic device are described. Those methods may comprise forming an opening in a masking layer, implanting an amorphizing species into a silicon region disposed within the opening, wherein the silicon region comprises a portion of an emitter of a bipolar transistor; and forming a silicide layer on the silicon region.Type: ApplicationFiled: October 24, 2008Publication date: March 5, 2009Inventors: Kelin J. Kuhn, Bo Zheng
-
Publication number: 20090057773Abstract: A method of manufacturing a semiconductor device including a complementary metal oxide semiconductor (CMOS) and a bipolar junction transistor (BJT), the method comprising the steps of: forming a gate oxide layer on a substrate having a p-type and an n-type well; removing the gate oxide layer on the p-type well; forming bases on the p-type well; forming a first photosensitive layer pattern that exposes the bases on the substrate; implanting p-type impurity ions into the bases through the first photosensitive layer pattern; removing the first photosensitive layer pattern; forming a second photosensitive layer pattern that exposes the p-type and the n-type wells; and implanting n-type impurity ions into the p-type and the n-type wells through the second photosensitive layer pattern to form an emitter and a collector, respectively, to form the BJT. Therefore, CMOS manufacturing processes are used to form a high frequency BJT having improved frequency and noise characteristics.Type: ApplicationFiled: August 20, 2008Publication date: March 5, 2009Inventor: Yeo-Jo Yun
-
Publication number: 20090050970Abstract: The invention relates to an ESD protection circuit for an integrated circuit including a drain-extended MOS device and an output pad that requires protection. The ESD protection circuit includes a first diode coupled to the output pad and to a bias voltage rail, a second diode coupled to the output pad and to another bias voltage rail, and an ESD power clamp coupled between the two bias voltage rails. The ESD power clamp is formed as a vertical npn transistor with its base and emitter coupled together. The collector of the npn transistor is formed using an n-well implantation and a DEMOS n-drain extension to produce a snapback-based voltage limiting characteristic. The diodes are formed with a lightly p-doped substrate region over a buried n-type layer, and a p-well implant and an n-well implant separated by intervening substrate. A third diode may be coupled between the two bias voltage rails.Type: ApplicationFiled: August 24, 2007Publication date: February 26, 2009Inventors: Jens Schneider, Klaus Roeschlau, Harald Gossner
-
Publication number: 20090050977Abstract: The invention, in one aspect, provides a method of manufacturing a semiconductor device. This aspect includes forming gate electrodes in a non-bipolar transistor region of a semiconductor substrate, placing a polysilicon layer over the gate electrodes in the non-bipolar transistor region and over the semiconductor substrate within a bipolar transistor region. A protective layer is formed over the polysilicon layer. The protective layer has a weight percent of hydrogen that is less than about 9% and is selective to silicon germanium (SiGe), such that SiGe does not form on the protective layer. This aspect further includes forming emitters for bipolar transistors in the bipolar transistor region, including forming a SiGe layer under a portion of the polysilicon layer.Type: ApplicationFiled: October 23, 2008Publication date: February 26, 2009Applicant: Agere Systems Inc.Inventors: Alan S. Chen, Mark Dyson, Nace M. Rossi, Ranbir Singh, Xiaojun Yuan
-
Patent number: 7485905Abstract: An electrostatic discharge protection device comprising a multi-finger gate, a first lightly doped region of a second conductivity, a first heavily doped region of the second conductivity, and a second lightly doped region of the second conductivity. The multi-finger gate comprises a plurality of fingers mutually connected in parallel over an active region of a first conductivity. The first lightly doped region of a second conductivity is disposed in the semiconductor substrate and between two of the fingers. The first heavily doped region of the second conductivity is disposed in the first lightly doped region of the second conductivity. The second lightly doped region of the second conductivity is beneath and adjoins the first lightly doped region of the second conductivity.Type: GrantFiled: July 25, 2006Date of Patent: February 3, 2009Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Feng-Chi Hung, Jian-Hsing Lee, Hung-Lin Chen, Deng-Shun Chang
-
Publication number: 20080299714Abstract: A planar combined structure of a bipolar junction transistor (BJT) and n-type/p-type metal semiconductor field-effect transistors (MESFETs) and a method for forming the structure. The n-type GaN MESFET is formed at the same time when an inversion region (an emitter region) of the GaN BJT is formed by an ion implantation or impurity diffusion method by using a particular mask design, while a p-type GaN region is at the same time is formed as the p-type GaN MESFET. Namely, the n-type channel of the n-type MESFET is formed by the ion implantation or impurity diffusion method when the BJT is formed with the same ion implantation or impurity diffusion method performed, while a region of the p-type GaN without being subject to the ion implantation or impurity diffusion method is formed as the p-type MESFET. As such, the BJT is formed currently with the n-type/p-type MESFETs on the same GaN crystal growth layer as a planar structure.Type: ApplicationFiled: August 12, 2008Publication date: December 4, 2008Applicant: NATIONAL CENTRAL UNIVERSITYInventors: Yue-Ming Hsin, Jinn-Kong Sheu, Kuang-Po Hsueh
-
Publication number: 20080296624Abstract: The object of the present invention is to provide a semiconductor device and the manufacturing method thereof which are capable of preventing decrease in the collector breakdown voltage and reducing the collector resistance. The semiconductor device according to the present invention includes: a HBT formed on a first region of a semiconductor substrate; and an HFET formed on a second region of the semiconductor substrate, wherein the HBT includes: an emitter layer of a first conductivity; a base layer of a second conductivity that has a band gap smaller than that of the emitter layer; a collector layer of the first conductivity or a non-doped collector layer; and a sub-collector layer of the first conductivity which are formed sequentially on the first region, and the HFET includes an electron donor layer including a part of the emitter layer, and a channel layer formed under the electron donor layer.Type: ApplicationFiled: May 23, 2008Publication date: December 4, 2008Applicant: MATSUSHITA ELECTRIC INDUSTRIAL CO., LTD.Inventors: Keiichi MURAYAMA, Akiyoshi TAMURA, Hirotaka MIYAMOTO, Kenichi MIYAJIMA
-
Patent number: 7449754Abstract: A BiCMOS integrated circuit (IC) includes a floating gate-type non-volatile memory (NVM) device that uses the polycrystalline silicon gate of a CMOS FET and the P-base and N-emitter diffusions of a bipolar transistor to provide an isolated P-type body and N-type source/drain diffusions. The P-body diffusion of the NVM device is isolated from a P-substrate by an N-well, thus facilitating the use of reduced positive and negative voltage levels to produce the onset of Fowler-Nordheim tunneling without the need for a triple-well structure. The polysilicon gate structure is formed on a suitable gate oxide over the P-body. The source/drain diffusions, which like the N-emitter diffusions of the bipolar transistor have no LDD, produce a reduced field drop across the gate oxide to allow Fowler-Nordheim tunneling from the source side.Type: GrantFiled: April 5, 2006Date of Patent: November 11, 2008Assignee: Micrel, IncorporatedInventor: Paul M. Moore
-
Publication number: 20080265333Abstract: Disclosed is a triple well CMOS device structure that addresses the issue of latchup by adding an n+ buried layer not only beneath the p-well to isolate the p-well from the p-substrate but also beneath the n-well. The structure eliminates the spacing issues between the n-well and n+ buried layer by extending the n+ buried layer below the entire device. The structure also addresses the issue of threshold voltage scattering by providing a p+ buried layer below the entire device under the n+ buried layer or below the p-well side of the device only either under or above the n+ buried layer) Latchup robustness can further be improved by incorporating into the device an isolation structure that eliminates lateral pnp, npn, or pnpn devices and/or a sub-collector region between the n+ buried layer and the n-well.Type: ApplicationFiled: July 9, 2008Publication date: October 30, 2008Applicant: International Business Machines CorporationInventors: David S. Collins, James A. Slinkman, Steven H. Voldman
-
Publication number: 20080258231Abstract: A semiconductor device includes an inverter having an NMOSFET and a PMOSFET having sources, drains and gate electrodes respectively, the drains being connected to each other and the gate electrodes being connected to each other, and a pnp bipolar transistor including a collector (C), a base (B) and an emitter (E), the base (B) receiving an output of the inverter.Type: ApplicationFiled: August 31, 2007Publication date: October 23, 2008Applicant: Sanyo Electric Co., Ltd.Inventors: Haruki YONEDA, Hideaki Fujiwara
-
Publication number: 20080237704Abstract: An isolation structure for a semiconductor device comprises a floor isolation region, a dielectric filled trench above the floor isolation region and a sidewall isolation region extending downward from the bottom of the trench to the floor isolation region. This structure provides a relatively deep isolated pocket in a semiconductor substrate while limiting the depth of the trench that must be etched in the substrate. A MOSFET is formed in the isolated pocket.Type: ApplicationFiled: December 17, 2007Publication date: October 2, 2008Applicants: Advanced Analogic Technologies, Inc., Advanced Analogic Technologies (Hong Kong) LimitedInventors: Richard K. Williams, Donald Ray Disney, Wai Tien Chan
-
Publication number: 20080237735Abstract: A hetero-BiMOS injection system comprises a MOSFET transistor formed on a substrate and a hetero-bipolar transistor formed within the substrate. The bipolar transistor can be used to inject charge carriers into a floating gate of the MOSFET transistor. This is done by operating the MOSFET transistor to form an inversion layer in its channel region and operating the bipolar transistor to drive minority charge carriers from the substrate into a floating gate of the MOSFET transistor. The substrate provides a silicon emitter and a silicon germanium containing base for the bipolar transistor. The inversion layer provides a silicon collector for the bipolar transistor.Type: ApplicationFiled: March 30, 2007Publication date: October 2, 2008Inventors: Jack T. Kavalieros, Suman Datta, Robert S. Chau, David L. Kencke
-
Publication number: 20080237657Abstract: An integrated circuit device can include at least one bipolar junction transistor (BJT) having a first base electrode comprising a semiconductor material doped to a first conductivity type formed on and in contact with a surface of the semiconductor substrate, and separated from an emitter electrode by a separation space. A first base region can be formed in the substrate below the emitter electrode and include a first portion of the substrate doped to the first conductivity type. A second base region can be formed in the substrate below the separation space and can include a second portion of the substrate doped to the first conductivity type.Type: ApplicationFiled: February 21, 2008Publication date: October 2, 2008Inventor: Ashok K. Kapoor
-
Publication number: 20080230806Abstract: Methods and systems for fabricating an integrated BiFET using two separate growth procedures are disclosed. Performance of the method fabricates the FET portion of the BIFET in a first fabrication environment. Performance of the method fabricates the HBT portion of the BiFET in a second fabrication environment. By separating the fabrication of the FET portion and the HBT portion in two or more separate reactors, the optimum device performance can be achieved for both devices.Type: ApplicationFiled: February 7, 2008Publication date: September 25, 2008Applicant: MicroLink Devices, Inc.Inventors: Noren Pan, Andree Wibowo
-
Publication number: 20080224266Abstract: A lateral bipolar transistor is described, including a semiconductor substrate, a gate structure on the substrate, an emitter and a collector of a first conductivity type in the substrate, and a base of a second conductivity type in the substrate. The gate structure has a structure enclosing one or more closed areas. The emitter and the collector respectively includes a plurality of electrically connected unit emitters and a plurality of electrically connected unit collectors defined by the gate structure, which are arranged laterally intermixing with each other and separated by the substrate under the gate structure. The base includes a part under the gate structure.Type: ApplicationFiled: January 29, 2008Publication date: September 18, 2008Applicant: NATIONAL TSING HUA UNIVERSITYInventors: Sheng-Ren Chang, Hsin Chen
-
Publication number: 20080224227Abstract: A BiCMOS device with enhanced performance by mechanical uniaxial strain is provided. A first embodiment of the present invention includes an NMOS transistor, a PMOS transistor, and a bipolar transistor formed on different areas of the substrate. A first contact etch stop layer with tensile stress is formed over the NMOS transistor, and a second contact etch stop layer with compressive stress is formed over the PMOS transistor and the bipolar transistor, allowing for an enhancement of each device. Another embodiment has, in addition to the stressed contact etch stop layers, strained channel regions in the PMOS transistor and the NMOS transistor, and a strained base in the BJT.Type: ApplicationFiled: March 13, 2007Publication date: September 18, 2008Inventors: Chih-Hsin Ko, Tzu-Juei Wang, Hung-Wei Chen, Chung-Hu Ke, Wen-Chin Lee
-
Publication number: 20080203494Abstract: Apparatus and a method are provided for reducing noise in mixed-signal and digital circuits. One apparatus (200) includes a metal-oxide-semiconductor field-effect transistor (MOSFET) (210). MOSFET (210) includes a doped substrate (2210) with a source formed proximate a substrate tie (2224) and a substrate tie (2250) adjacent substrate (2210). A ground rail (255) is coupled to the source and substrate tie (2224), and a ground rail (285) is coupled to substrate tie (2250). Ground rails (255) and (285) are configured to be coupled to different ground networks (250 and 280). One method includes producing a model of a semiconductor device including a standard semiconductor cell (710). The semiconductor cell is identified as a noise-sensitive or a noise-producing semiconductor cell (720), and the semiconductor cell is replaced with a corresponding noise-aware semiconductor cell (730).Type: ApplicationFiled: February 28, 2007Publication date: August 28, 2008Applicant: FREESCALE SEMICONDUCTOR, INC.Inventors: Radu M. Secareanu, Olin L. Hartin, Emre Salman
-
Publication number: 20080188047Abstract: An electrostatic discharge protection device, and a method of fabricating the same, includes a substrate, an n-well formed in the substrate, a p-well formed on the n-well, an NMOS transistor formed on the p-well, the NMOS transistor including a gate electrode, an n+ source and an n+ drain, and a grounded p+ well pick-up formed in the p-well, wherein the n-well is connected to the n+ drain of the NMOS transistor and the n+ source is grounded. The n+ drain and the n-well are connected to decrease a voltage of a trigger and a current density of a surface of the substrate.Type: ApplicationFiled: April 4, 2008Publication date: August 7, 2008Applicant: SAMSUNG ELECTRONICS CO., LTD.Inventors: Yong-Don Kim, Jong-Hwan Oh
-
Publication number: 20080169506Abstract: A power actuator of the emitter-switched type is described, the power actuator comprising at least one high voltage bipolar transistor and a low voltage DMOS transistor connected in cascode configuration between a collector terminal of the bipolar transistor and a source terminal of the DMOS transistor and having respective control terminals. Advantageously, the power actuator further comprises at least a Zener diode, inserted between the source terminal of the DMOS transistor and the control transistor of the bipolar transistor.Type: ApplicationFiled: January 8, 2008Publication date: July 17, 2008Applicant: STMICROELECTRONICS S.R.L.Inventors: Cesare Ronsisvalle, Vincenzo Enea
-
Publication number: 20080164520Abstract: A semiconductor device includes a semiconductor layer of a first conductivity type having a first surface and a second surface, a source region disposed on the first surface, a gate region disposed on the first surface adjacent the source region, and a drain region disposed on the first surface. The semiconductor device also includes a pair of charge control trenches disposed between the gate region and the drain region. Each of the pair of charge control trenches is characterized by a width and includes a first dielectric material disposed therein and a second material disposed internal to the first dielectric material. Additionally, a concentration of doping impurities present in the semiconductor layer of the first conductivity type and a distance between the pair of charge control trenches define an electrical characteristic of the semiconductor device that is independent of the width of each of the pair of charge control trenches.Type: ApplicationFiled: January 8, 2008Publication date: July 10, 2008Applicant: MaxPower Semiconductor, Inc.Inventor: Mohamed N. Darwish
-
Patent number: 7385236Abstract: The invention provides a BiFET semiconductor device vertically integrating a FET and a HBT on the same substrate. The BiFET semiconductor device comprises a HBT structure, a high-resistivity structure, and a FET structure, sequentially formed in this order from bottom to top on a semi-insulating substrate. The high-resistivity structure comprises at least two layers. A first layer is on top of the HBT structure to provide the required high resistivity, while the second layer having a high purity is on top of the first layer to prevent the doped impurity in the first layer to affect the upper FET structure.Type: GrantFiled: October 21, 2005Date of Patent: June 10, 2008Assignee: Visual Photonics Epitaxy Co., Ltd.Inventors: Yu-Chung Chin, Chao-Hsing Huang, Wei-Chou Wang, Kun-Chuan Lin
-
Publication number: 20080128818Abstract: An electrostatic discharge-protected MOS structure is disclosed. An electrostatic discharge-protected MOS structure includes a semiconductor substrate of a first type, a first well of the first type formed in the semiconductor substrate, and a second well of a second type disposed adjacent to the first well. The MOS structure further includes a source region, a drain region, and an oxide layer and a polysilicon layer for forming a gate electrode of the MOS structure. In addition, the MOS structure includes a parasitic SCR comprising at least a parasitic NPN bipolar transistor and a buried layer of the second type interposed between the second well and the semiconductor substrate. The buried layer functions to lower a resistance of the semiconductor substrate during an ESD event so that ESD currents generated by the parasitic SCR are dissipated through the buried layer and the semiconductor substrate, thereby protecting the MOS structure.Type: ApplicationFiled: November 30, 2006Publication date: June 5, 2008Inventors: Shui-Hung Chen, Jian-Hsing Lee, Yi-Hsun Wu, D. J. Perng, Anthony Oates
-
Publication number: 20080121988Abstract: A vertical TVS (VTVS) circuit includes a semiconductor substrate for supporting the VTVS device thereon having a heavily doped layer extending to the bottom of substrate. Deep trenches are provided for isolation between multi-channel VTVS. Trench gates are also provided for increasing the capacitance of VTVS with integrated EMI filter.Type: ApplicationFiled: November 16, 2006Publication date: May 29, 2008Inventors: Shekar Mallikararjunaswamy, Madhur Bobde
-
Publication number: 20080048208Abstract: An integrated circuit is made of a semiconductor material and comprises an input and/or output terminal connected to an output transistor forming a parasitic element capable of triggering itself under the effect of an electrostatic discharge applied to the terminal. The integrated circuit comprises a protection device formed so as to be biased at the same time as the parasitic element under the effect of an electrostatic discharge, and more than the parasitic element to evacuate a discharge current as a priority.Type: ApplicationFiled: July 26, 2007Publication date: February 28, 2008Applicant: STMICROELECTRONICS SAInventors: John Brunel, Nicolas Froidevaux
-
Patent number: 7307328Abstract: A semiconductor device is disclosed. In one embodiment the semiconductor device includes a semiconductor body of which is integrated a temperature sensor for measuring the temperature prevailing in the semiconductor body. The temperature sensor has a MOS transistor and a bipolar transistor. The MOS transistor is integrated into the semiconductor body nd configured such that the substhreshold current intensity of the MOS transistor is proportional to the temperature to be measured. The subthreshold current of the MOS transistor is amplified by the bipolar transistor.Type: GrantFiled: September 30, 2005Date of Patent: December 11, 2007Assignee: Infineon Technologies AGInventors: Thorsten Meyer, Norbert Krischke, Markus Zundel