Integrated Circuit Having A Three-dimensional Layout (epo) Patents (Class 257/E27.026)
E Subclasses
-
Patent number: 8410526Abstract: A semiconductor integrated circuit device with reduced cell size including a first tap formed in a first direction to supply a power-supply potential, a second tap formed in the first direction to supply a power-supply potential and positioned to confront the first tap in a second direction intersecting the first direction, and a standard cell formed between the first and second taps, a cell height (distance) between the center of the first tap and that of the second tap both in the second direction set to ((an integer+0.5)×a wiring pitch of the second-layer wiring lines) or (an integer+0.25×a wiring pitch of the second-layer wiring lines.Type: GrantFiled: May 1, 2012Date of Patent: April 2, 2013Assignee: Renesas Electronics CorporationInventor: Hiroharu Shimizu
-
Patent number: 8410597Abstract: A 3D semiconductor device includes a conductive plate defining four sides and four recesses formed in the four sides, respectively. The conductive plate has first and second surfaces opposite to each other. A plurality of conductive leads are located in the recesses, respectively, and the conductive leads have first and second surfaces opposite to each other. A semiconductor die is attached onto the central area of the conductive plate. A plurality of conductive wires electrically connects the semiconductor die to the conductive leads. An encapsulant encloses, as in a capsule, the conductive plate, the conductive leads, the semiconductor die, and the conductive wires in such a manner that the first and second surfaces of the conductive plate and the first and second surfaces of the conductive leads are exposed to the outside.Type: GrantFiled: October 22, 2009Date of Patent: April 2, 2013Assignee: Hana Micron Inc.Inventors: Hyun Gue Shim, Hee Bong Lee, Jin Wook Jeong
-
Publication number: 20130037910Abstract: Decoupling metal-insulator-metal (MIM) capacitor designs for interposers and methods of manufacture thereof are disclosed. In one embodiment, a method of forming a decoupling capacitor includes providing a packaging device, and forming a decoupling MIM capacitor in at least two metallization layers of the packaging device.Type: ApplicationFiled: August 12, 2011Publication date: February 14, 2013Applicant: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Kuo-Chyuan Tzeng, Kuo-Chi Tu, Chen-Jong Wang, Hsiang-Fan Lee
-
Patent number: 8324070Abstract: A semiconductor device includes a NMOS transistor of a peripheral circuit region. The NMOS transistor is formed over a relaxed silicon germanium layer and a silicon layer to have a tensile strain structure, thereby increasing electron mobility of a channel region in operation of the device. The semiconductor device may include a second active region including a first silicon layer connected to a first active region of a semiconductor substrate, a second silicon layer and a relaxed silicon germanium layer formed over the first silicon layer expected to be a NMOS region, and a NMOS gate formed over the second silicon layer.Type: GrantFiled: June 5, 2008Date of Patent: December 4, 2012Assignee: Hynix Semiconductor Inc.Inventor: Yun Taek Hwang
-
Patent number: 8304271Abstract: A bulk GaN layer is on a first surface of a substrate, wherein the bulk GaN layer has a GaN transistor region and a bulk acoustic wave (BAW) device region. A source/drain layer is over a first surface of the bulk GaN layer in the GaN transistor region. A gate electrode is formed over the source/drain layer. A first BAW electrode is formed over the first surface of the bulk GaN layer in the BAW device region. An opening is formed in a second surface of the substrate, opposite the first surface of the substrate, which extends through the substrate and exposes a second surface of the bulk GaN layer, opposite the first surface of the bulk GaN layer. A second BAW electrode is formed within the opening over the second surface of the bulk GaN layer.Type: GrantFiled: May 20, 2009Date of Patent: November 6, 2012Inventors: Jenn Hwa Huang, Bruce M. Green
-
Publication number: 20120273859Abstract: A semiconductor device may include, but is not limited to, a semiconductor substrate having a first gate groove; a first fin structure underneath the first gate groove; a first diffusion region in the semiconductor substrate, the first diffusion region covering an upper portion of a first side of the first gate groove; and a second diffusion region in the semiconductor substrate. The second diffusion region covers a second side of the first gate groove. The second diffusion region has a bottom which is deeper than a top of the first fin structure.Type: ApplicationFiled: April 27, 2012Publication date: November 1, 2012Applicant: ELPIDA MEMORY, INC.Inventors: Kiyonori OYU, Koji TANIGUCHI, Koji HAMADA, Hiroaki TAKETANI
-
Publication number: 20120267762Abstract: One or more embodiments are related to a semiconductor chip comprising a capacitor, the capacitor comprising: a plurality of conductive plates, each of the plates including a first conductive strip and a second conductive strip disposed over or under the first conductive strip, the second conductive strip of each plate being substantially parallel to the first conductive strip of the same plate, the second conductive strip of each plate electrically coupled to the first conductive strip of the plate through at least one conductive via, the second conductive strips of each group of at least two consecutive plates being spaced apart from each other in a direction along the length of the plates.Type: ApplicationFiled: July 5, 2012Publication date: October 25, 2012Inventor: Philipp RIESS
-
Publication number: 20120267682Abstract: A semiconductor device in which the wiring resistance and parasitic inductance of a semiconductor package configuring a power semiconductor module is reduced. In the semiconductor device, a semiconductor chip with an IGBT formed therein and a diode chip are mounted over the upper surface of a die pad. An emitter pad of the semiconductor chip and an anode pad of the diode chip are coupled with a lead by an Al wire. One end of the lead is located in a higher position than the upper surface of the die pad in order to shorten the length of the Al wire for coupling the emitter pad and the lead.Type: ApplicationFiled: June 26, 2012Publication date: October 25, 2012Inventors: TAKAMITSU KANAZAWA, Toshiyuki Hata
-
Patent number: 8283751Abstract: Generally, the present invention provides a variable thickness gate oxide anti-fuse transistor device that can be employed in a non-volatile, one-time-programmable (OTP) memory array application. The anti-fuse transistor can be fabricated with standard CMOS technology, and is configured as a standard transistor element having a source diffusion, gate oxide, polysilicon gate and optional drain diffusion. The variable gate oxide underneath the polysilicon gate consists of a thick gate oxide region and a thin gate oxide region, where the thin gate oxide region acts as a localized breakdown voltage zone. A conductive channel between the polysilicon gate and the channel region can be formed in the localized breakdown voltage zone during a programming operation. In a memory array application, a wordline read current applied to the polysilicon gate can be sensed through a bitline connected to the source diffusion, via the channel of the anti-fuse transistor.Type: GrantFiled: June 16, 2008Date of Patent: October 9, 2012Assignee: Sidense Corp.Inventor: Wlodek Kurjanowicz
-
Publication number: 20120248569Abstract: An embodiment of a multichip module is disclosed. For this embodiment of a multichip module, a semiconductor die and an interposer are included. The interposer has conductive layers, dielectric layers, and a substrate. Internal interconnect structures couple the semiconductor die to the interposer. External interconnect structures are for coupling the interposer to an external device. A first inductor includes at least a portion of one or more of the conductive layers of the interposer. A first end of the first inductor is coupled to an internal interconnect structure of the internal interconnect structures. A second end of the first inductor is coupled to an external interconnect structure of the external interconnect structures.Type: ApplicationFiled: March 29, 2011Publication date: October 4, 2012Applicant: XILINX, INC.Inventors: Michael O. Jenkins, James Karp, Vassili Kireev, Ephrem C. Wu
-
Patent number: 8269284Abstract: There are provided a method of manufacturing a semiconductor device which achieves a reduction in implantation masks, and such a semiconductor device. By implanting boron into NMOS regions using a resist mask and another resist mask as the implantation masks, p-type impurity regions serving as the halo regions of access transistors and drive transistors are formed. By further implanting phosphorus or arsenic into a PMOS region using another resist mask as the implantation mask, n-type impurity regions serving as the halo regions of load transistors are formed.Type: GrantFiled: February 2, 2011Date of Patent: September 18, 2012Assignee: Renesas Electronics CorporationInventors: Koji Nil, Motoshige Igarashi
-
Patent number: 8264010Abstract: In one embodiment of the present invention, a method for connecting a plurality of bit lines to sense circuitry comprises providing a plurality of bit lines extending from a memory array in a first metal layer. The plurality of bit lines are separated from each other by an average spacing x in a first region of the first metal layer. The method further comprises elevating a portion of the plurality of bit lines into a second metal layer overlying the first metal layer. The elevated bit lines are separated from each other by an average spacing y in the second metal layer, with y>x. The method further comprises extending a portion of the plurality of bit lines into a second region of the first metal layer. The extended bit lines are separated from each other by an average spacing z in the second region of the first metal layer, with z>x. The method further comprises connecting a bit line in the second metal layer and a bit line in the first metal layer to the sense circuitry.Type: GrantFiled: July 6, 2010Date of Patent: September 11, 2012Assignee: Round Rock Research, LLCInventors: Qiang Tang, Ramin Ghodsi
-
Patent number: 8242543Abstract: A semiconductor manufacturing process for wafer-to-wafer stacking of a reconstituted wafer with a second wafer creates a stacked (3D) IC. The reconstituted wafer includes dies, die interconnects and mold compound. When stacked, the die interconnects of the reconstituted wafer correspond to die interconnects on the second wafer. Wafer-to-wafer stacking improves throughput of the manufacturing process. The reconstituted wafer may include dies of different sizes than those in the second wafer. Also, the dies of the reconstituted wafer may be singulated from a wafer having a different size than the second wafer. Thus, this wafer-to-wafer manufacturing process may combine dies and/or wafers of dissimilar sizes.Type: GrantFiled: August 26, 2009Date of Patent: August 14, 2012Assignee: QUALCOMM IncorporatedInventors: Arvind Chandrasekaran, Brian M. Henderson
-
Patent number: 8198698Abstract: To improve a performance of a semiconductor device having a capacitance element. An MIM type capacitance element, an electrode of which is formed with comb-shaped metal patterns composed of the wirings, is formed over a semiconductor substrate. A conductor pattern, which is a dummy gate pattern for preventing dishing in a CMP process, and an active region, which is a dummy active region, are disposed below the capacitance element, and these are coupled to shielding metal patterns composed of the wirings and then connected to a fixed potential. Then, the conductor pattern and the active region are disposed so as not to overlap the comb-shaped metal patterns in the wirings in a planar manner.Type: GrantFiled: February 27, 2009Date of Patent: June 12, 2012Assignee: Renesas Electronics CorporationInventors: Satoshi Maeda, Yasushi Sekine, Tetsuya Watanabe
-
Patent number: 8183626Abstract: An integrated circuit structure includes a high-voltage well (HVW) region in a semiconductor substrate; a first double diffusion (DD) region in the HVW region; and a second DD region in the HVW region. The first DD region and the second DD region are spaced apart from each other by an intermediate portion of the HVW region. A recess extends from a top surface of the semiconductor substrate into the intermediate portion of the HVW region and the second DD region. A gate dielectric extends into the recess and covers a bottom of the recess. A gate electrode is over the gate dielectric. A first source/drain region is in the first DD region. A second source/drain region is in the second DD region.Type: GrantFiled: February 14, 2011Date of Patent: May 22, 2012Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Chen-Liang Chu, Chun-Ting Liao, Tsung-Yi Huang, Fei-Yuh Chen
-
Patent number: 8183600Abstract: A technique permitting reduction in size of a standard cell is provided. In a semiconductor integrated circuit device comprising a first tap formed in a first direction to supply a power-supply potential, a second tap formed in the first direction to supply a power-supply potential and positioned so as to confront the first tap in a second direction intersecting the first direction, and a standard cell formed between the first and second taps, a cell height (distance) between the center of the first tap and that of the second tap both in the second direction is set to ((an integer+0.5)×a wiring pitch of the second-layer wiring lines) or [(an integer+0.25)×a wiring pitch of the second-layer wiring lines].Type: GrantFiled: December 7, 2009Date of Patent: May 22, 2012Assignee: Renesas Electronics CorporationInventor: Hiroharu Shimizu
-
Publication number: 20120112264Abstract: A three-dimensional semiconductor device includes an upper structure on a lower structure, the upper structure including conductive patterns, a semiconductor pattern connected to the lower structure through the upper structure, and an insulating spacer between the semiconductor pattern and the upper structure, a bottom surface of the insulating spacer being positioned at a vertical level equivalent to or higher than an uppermost surface of the lower structure.Type: ApplicationFiled: November 7, 2011Publication date: May 10, 2012Inventors: Changhyun LEE, Chanjin Park, Byoungkeun Son, Sung-Il Chang
-
Patent number: 8169819Abstract: There is provided a semiconductor storage device which is capable of further reducing a size of a memory cell, and increasing a storage capacity. Plural memory cells each including a transistor formed on a semiconductor substrate, and a variable resistive device having a resistance value changed by voltage supply and connected between source and drain terminals of the transistor are arranged longitudinally and in an array to configure a three-dimensional memory cell array. A memory cell structure has a double channel structure in which an inside of a switching transistor is filled with a variable resistance element, particularly, a phase change material. The switching transistor is turned off by application of a voltage to increase a channel resistance so that a current flows in the internal phase change material to operate the memory.Type: GrantFiled: January 17, 2010Date of Patent: May 1, 2012Assignee: Hitachi, Ltd.Inventors: Akio Shima, Yoshitaka Sasago, Masaharu Kinoshita, Toshiyuki Mine, Norikatsu Takaura, Takahiro Morikawa, Kenzo Kurotsuchi, Satoru Hanzawa
-
Patent number: 8164113Abstract: An electrostatic discharge (ESD) structure for a 3-dimensional (3D) integrated circuit (IC) through-silicon via (TSV) device is provided. The ESD structure includes a substrate, a TSV device which is formed through the substrate and is equivalent to a resistance-inductance-capacitance (RLC) device, and at least one ESD device which is disposed in the substrate and electrically connected to one end of the TSV device. The ESD structure can protect the 3D IC TSV device.Type: GrantFiled: September 22, 2009Date of Patent: April 24, 2012Assignee: Industrial Technology Research InstituteInventors: Chih-Sheng Lin, Chih-Wen Hsiao, Keng-Li Su
-
Patent number: 8148798Abstract: The semiconductor device includes a capacitor 36 formed over a semiconductor substrate 10 and including a lower electrode 30, a dielectric film 32 and an upper electrode 34; a first insulation film 58 formed above the capacitor 36; a first interconnection 88a formed over the first insulation film 68; a second insulation film 90 formed over the first insulation film 68 and over the first interconnection 88a; an electrode pad 102 formed over the second insulation film 90: and a monolithic conductor 100 buried in the second insulation film 90 immediately below the electrode pad 102 and buried through the second insulation film 90 down to a part of at least the first insulation layer 68.Type: GrantFiled: September 5, 2008Date of Patent: April 3, 2012Assignee: Fujitsu Semiconductor LimitedInventor: Takahiro Yamagata
-
Publication number: 20120068300Abstract: An approach to activating a getter within a sealed vacuum cavity is disclosed. The approach uses inductive coupling from an external coil to a magnetically permeable material deposited in the vacuum cavity. The getter material is formed over this magnetically permeable material, and heated specifically thereby, leaving the rest of the device cavity and microdevice relatively cool. Using this inductive coupling technique, the getter material can be activated after encapsulation, and delicate structures and low temperature wafer bonding mechanisms may be used.Type: ApplicationFiled: September 20, 2011Publication date: March 22, 2012Applicant: Innovative Micro TechnologyInventor: Jeffery F. Summers
-
Patent number: 8125073Abstract: A semiconductor device has a wafer for supporting the device and a conductive layer formed over a top surface of the wafer. A carrier wafer is permanently bonded over the conductive layer. Within the wafer and the carrier wafer, an interconnect structure is formed. The interconnect structure includes a first via formed in the wafer that exposes the conductive layer, a second via formed in the carrier wafer that exposes the conductive layer, a first metal layer deposited over the first via, the first metal layer in electrical contact with the conductive layer, and a second metal layer deposited over the second via, the second metal layer in electrical contact with the conductive layer. First and second insulation layers are deposited over the first and second metal layers respectively. The first or second insulation layer has an etched portion to expose a portion of the first or second metal layer.Type: GrantFiled: January 11, 2011Date of Patent: February 28, 2012Assignee: STATS ChipPAC, Ltd.Inventors: Byung Joon Han, Nathapong Suthiwongsunthorn, Pandi Chelvam Marimuthu, Kock Liang Heng
-
Patent number: 8120068Abstract: A three-dimensional non-volatile memory system is disclosed including a memory array utilizing shared pillar structures for memory cell formation. A shared pillar structure includes two non-volatile storage elements. A first end surface of each pillar contacts one array line from a first set of array lines and a second end surface of each pillar contacts two array lines from a second set of array lines that is vertically separated from the first set of array lines. Each pillar includes a first subset of layers that are divided into portions for the individual storage elements in the pillar. Each pillar includes a second subset of layers that is shared between both non-volatile storage elements formed in the pillar. The individual storage elements each include a steering element and a state change element.Type: GrantFiled: December 24, 2008Date of Patent: February 21, 2012Assignee: SanDisk 3D LLCInventors: Roy E Scheuerlein, Eliyahou Harari
-
Patent number: 8110832Abstract: An electro-optical substrate, including: a transparent substrate; a first light-shielding layer arranged on a first surface of the transparent substrate, in at least part of a region surrounding an opening in plan view; a first insulating layer arranged in a position facing the transparent substrate with the first light-shielding layer interposed therebetween, the first insulating layer having a refraction index n and a layer thickness t measured in nanometers, and covering at least part of the first light-shielding layer; a semiconductor layer, arranged in a position facing the transparent substrate, with the first light-shielding layer interposed therebetween, containing part of a thin film transistor, the thin film transistor including a channel region which is, in plan view, positioned within the first light-shielding layer, a corner edge of the first light-shielding layer and a corner edge of the channel region having a distance Lc therebetween in nanometers, the distance Lc satisfying relational expressType: GrantFiled: February 21, 2008Date of Patent: February 7, 2012Assignee: Seiko Epson CorporationInventor: Yasushi Hiroshima
-
Patent number: 8110834Abstract: A three-dimensional semiconductor device includes a vertical channel pattern on the substrate, a plurality of cell gate patterns and a select gate pattern stacked on the substrate along the sidewall of the vertical channel pattern, a charge storage pattern between the vertical channel pattern and the cell gate pattern and a select gate pattern between the vertical channel pattern and the select gate pattern. The select gate pattern has a different work function from the cell gate pattern.Type: GrantFiled: January 4, 2010Date of Patent: February 7, 2012Assignee: Samsung Electronics Co., Ltd.Inventors: Jinho Kim, Sunghoi Hur, Hansoo Kim, Younggoan Jang, Sunil Shim
-
Patent number: 8101987Abstract: A semiconductor device is disclosed. The semiconductor device includes: a first electrode, disposed over a first region of a substrate; and a conductive layer, disposed over the substrate, including a second electrode disposed above the first electrode, wherein the second electrode comprises a mesh main part having a plurality of openings, and a plurality of extending parts, wherein the extending parts are connected to the mesh main part at periphery of the openings and extend toward a surface of the first electrode.Type: GrantFiled: July 30, 2010Date of Patent: January 24, 2012Assignee: United Microelectronics Corp.Inventor: Hui-Shen Shih
-
Patent number: 8093577Abstract: A three-dimensional phase-change memory array. In one embodiment of the invention, the memory array includes a first plurality of diodes, a second plurality of diodes disposed above the first plurality of diodes, a first plurality phase-change memory elements disposed above the first and second plurality of diodes and a second plurality of memory elements disposed above the first plurality of memory elements.Type: GrantFiled: July 12, 2010Date of Patent: January 10, 2012Assignee: Ovonyx, Inc.Inventor: Tyler Lowrey
-
Publication number: 20120001296Abstract: A vertically oriented p-i-n diode is provided that includes semiconductor material crystallized adjacent a silicide, germanide, or silicide-germanide layer, and a dielectric material arranged electrically in series with the diode. The dielectric material has a dielectric constant greater than 8, and is adjacent a first metallic layer and a second metallic layer. Numerous other aspects are provided.Type: ApplicationFiled: September 11, 2011Publication date: January 5, 2012Inventor: S. Brad Herner
-
Patent number: 8053819Abstract: An IC structure having reduced power loss and/or noise includes two or more active semiconductor regions stacked in a substantially vertical dimension, each active semiconductor region including an active layer. The IC structure further includes two or more voltage supply planes, each of the voltage supply planes corresponding to a respective one of the active layers.Type: GrantFiled: May 15, 2008Date of Patent: November 8, 2011Assignee: International Business Machines CorporationInventors: Kerry Bernstein, Paul W. Coteus, Philip George Emma, Allan Mark Hartstein, Stephen V. Kosonocky, Ruchir Puri, Mark B. Ritter
-
Patent number: 8048727Abstract: An SRAM device includes a substrate having at least one cell active region in a cell array region and a plurality of peripheral active regions in a peripheral circuit region, a plurality of stacked cell gate patterns in the cell array region, and a plurality of peripheral gate patterns disposed on the peripheral active regions in the peripheral circuit region. Metal silicide layers are disposed on at least one portion of the peripheral gate patterns and on the semiconductor substrate near the peripheral gate patterns, and buried layer patterns are disposed on the peripheral gate patterns and on at least a portion of the metal silicide layers and the portions of the semiconductor substrate near the peripheral gate patterns. An etch stop layer and a protective interlayer-insulating layer are disposed around the peripheral gate patterns and on the cell array region. Methods of forming an SRAM device are also disclosed.Type: GrantFiled: January 14, 2010Date of Patent: November 1, 2011Assignee: Samsung Electronics Co., Ltd.Inventors: Jae-Hoon Jang, Soon-Moon Jung, Young-Seop Rah, Han-Byung Park
-
Patent number: 8030698Abstract: Provided is a nonvolatile memory device having a three dimensional structure. The nonvolatile memory device includes a plurality of stacked semiconductor layers and a plurality of memory cell transistors which is formed on each of a plurality of semiconductor layers and serially connected. Memory cell transistors disposed on different semiconductor layers are serially connected to include one cell string forming a current path in a plurality of semiconductor layers, a first selection transistor serially connected to one edge portion of the cell string and a second selection transistor serially connected to the other edge portion of the cell string.Type: GrantFiled: May 8, 2009Date of Patent: October 4, 2011Assignee: Samsung Electronics Co., Ltd.Inventors: Jong-Ho Lim, Choong-Ho Lee, Hye-Jin Cho
-
Semiconductor device including a plurality of chips and method of manufacturing semiconductor device
Patent number: 8018008Abstract: A semiconductor device includes a first chip and a second chip. The first chip includes a first conductivity type channel power MOSFET. The second chip includes a second conductivity type channel power MOSFET. The first chip and the second chip are integrated in such a manner that a second-surface drain electrode of the first chip and a second-surface drain electrode of the second chip face to each other and are electrically coupled with each other through a conductive material.Type: GrantFiled: April 21, 2009Date of Patent: September 13, 2011Assignee: DENSO CORPORATIONInventor: Shoji Ozoe -
Publication number: 20110215417Abstract: A semiconductor device (10) comprising a bipolar transistor and a field effect transistor within a semiconductor body (1) comprising a projecting mesa (5) within which are at least a portion of a collector region (22d and 22e) and a base region (33d) of the bipolar transistor. The bipolar transistor is provided with a first insulating cavity (92) provided in the collector region (22d and 22e). The base region (33d) is narrower in the plane of the substrate than the collector region (22d and 22e) due to a second insulating cavity (94) provided around the base region (33d) and between the collector region (22d and 22e) and the emitter region (4). By blocking diffusion from the base region the first insulating cavity (92) provides a reduction in the base collector capacitance and can be described as defining the base contact.Type: ApplicationFiled: February 26, 2009Publication date: September 8, 2011Applicant: NXP B.V.Inventors: Philippe Meunier-Beillard, Mark C.J.C.M. Kramer, Johannes J.T.M. Donkers, Guillaume Boccardi
-
Patent number: 8013394Abstract: Integrated circuits (IC) and a method of fabricating an IC, where the structure of the IC incorporates a back-end-of-the-line (BEOL) thin film resistor below a first metal layer to achieve lower topography are disclosed. The resistor directly contacts any one of: a contact metal in the front-end-of-the-line (FEOL) structure; first metal layer in the BEOL interconnect; or the combination thereof, to avoid the necessity of forming contacts with differing heights or contacts over varying topography.Type: GrantFiled: March 28, 2007Date of Patent: September 6, 2011Assignee: International Business Machines CorporationInventors: Anil K Chinthakindi, Vincent J McGahay
-
Patent number: 8008667Abstract: A semiconductor device includes a first semiconductor layer and a first semiconductor element located in the first semiconductor layer. The semiconductor device also includes a second semiconductor layer of a transparent semiconductor material. The second semiconductor layer is disposed on the first semiconductor layer covering the first semiconductor element. The semiconductor device also includes a second semiconductor element located in the second semiconductor layer. The semiconductor device also includes a wire extending within the second semiconductor layer and electrically connecting the first and second semiconductor elements.Type: GrantFiled: December 13, 2007Date of Patent: August 30, 2011Assignee: Mitsubishi Electric CorporationInventors: Hidetoshi Koyama, Yoshitaka Kamo
-
Patent number: 7982221Abstract: A semiconductor device and method for arranging and manufacturing the same are disclosed. The semiconductor device includes a plurality of inverters including at least one first pull-up transistor and first pull-down transistor and inverting and outputting an input signal, respectively; and a plurality of NAND gates including at least two second pull-up transistor and second pull-down transistor and generating an output signal having a high level if at least one of at least two input signals has a low level, respectively, wherein the at least one first pull-up transistor and first pull-down transistor and the at least two second pull-up transistor and second pull-down transistor are stacked and arranged on at least two layers.Type: GrantFiled: August 7, 2009Date of Patent: July 19, 2011Assignee: Samsung Electronics Co., Ltd.Inventors: Gong-Heum Han, Hyou-Youn Nam, Bo-Tak Lim, Han-Byung Park, Soon-Moon Jung, Hoon Lim
-
Publication number: 20110147801Abstract: Provided are a three-dimensional semiconductor device and a method of fabricating the same. The three-dimensional semiconductor device may include a mold structure for providing gap regions and an interconnection structure including a plurality of interconnection patterns disposed in the gap regions. The mold structure may include interlayer molds defining upper surfaces and lower surfaces of the interconnection patterns and sidewall molds defining sidewalls of the interconnection patterns below the interlayer molds.Type: ApplicationFiled: November 24, 2010Publication date: June 23, 2011Inventors: Jae-Joo SHIM, Hansoo Kim, Wonseok Cho, Jaehoon Jang, Woojin Cho
-
Publication number: 20110121811Abstract: A heterogeneous three-dimensional (3-D) stacked apparatus is provided that includes multiple layers arranged in a stacked configuration with a lower layer configured to receive a board-level voltage and one or more upper layers stacked above the lower layer. The heterogeneous 3-D stacked apparatus also includes multiple tiles per layer, where each tile is designed to receive a separately regulated voltage. The heterogeneous 3-D stacked apparatus additionally includes at least one layer in the one or more upper layers with voltage converters providing the separately regulated voltage converted from the board-level voltage.Type: ApplicationFiled: November 23, 2009Publication date: May 26, 2011
-
Patent number: 7939386Abstract: The present invention relates to an image sensor applied with a device isolation technique for reducing dark signals and a fabrication method thereof. The image sensor includes: a logic unit; and a light collection unit in which a plurality of photodiodes is formed, wherein the photodiodes are isolated from each other by a field ion-implantation region formed under a surface of a substrate and an insulation layer formed on the surface of the substrate.Type: GrantFiled: March 23, 2009Date of Patent: May 10, 2011Assignee: Crosstek Capital, LLCInventors: Jae-Young Rim, Ho-Soon Ko
-
Patent number: 7923273Abstract: An optoelectronics chip-to-chip interconnects system is provided, including at least one packaged chip to be connected on the printed-circuit-board with at least one other packaged chip, optical-electrical (O-E) conversion mean, waveguide-board, and (PCB). Single to multiple chips interconnects can be interconnected provided using the technique disclosed in this invention. The packaged chip includes semiconductor die and its package based on the ball-grid array or chip-scale-package. The O-E board includes the optoelectronics components and multiple electrical contacts on both sides of the O-E substrate. The waveguide board includes the electrical conductor transferring the signal from O-E board to PCB and the flex optical waveguide easily stackable onto the PCB to guide optical signal from one chip-to-other chip. Alternatively, the electrode can be directly connected to the PCB instead of including in the waveguide board. The chip-to-chip interconnections system is pin-free and compatible with the PCB.Type: GrantFiled: July 31, 2007Date of Patent: April 12, 2011Assignee: Banpil Photonics, Inc.Inventor: Achyut Kumar Dutta
-
Patent number: 7910433Abstract: A nonvolatile memory device includes a semiconductor substrate having a first well region of a first conductivity type, and at least one semiconductor layer formed on the semiconductor substrate. A first cell array is formed on the semiconductor substrate, and a second cell array formed on the semiconductor layer. The semiconductor layer includes a second well region of the first conductivity type having a doping concentration greater than a doping concentration of the first well region of the first conductivity type. As the doping concentration of the second well region is increased, a resistance difference may be reduced between the first and second well regions.Type: GrantFiled: June 4, 2009Date of Patent: March 22, 2011Assignee: Samsung Electronics Co., Ltd.Inventors: Young-Chul Jang, Ki-Nam Kim, Soon-Moon Jung, Jae-Hoon Jang
-
Patent number: 7906828Abstract: A high-voltage integrated circuit includes a low-voltage circuit region having a plurality of semiconductor devices, which operate with respect to a ground voltage, a high-voltage circuit region having a plurality of semiconductor devices, which operate with respect to a voltage that varies from the ground voltage to a high voltage, a junction termination and a first isolation region electrically isolating the low-voltage circuit region from the high-voltage circuit region, a high-voltage resistant diode formed between the low-voltage circuit region and the high-voltage circuit region, and a second isolation region surrounding the high-voltage resistant diode and electrically isolating the high-voltage resistant diode from the low-voltage circuit region and the high-voltage circuit region.Type: GrantFiled: March 4, 2009Date of Patent: March 15, 2011Assignee: Fairchild Korea Semiconductor, Ltd.Inventors: Sung-lyong Kim, Chang-ki Jeon
-
Publication number: 20110049694Abstract: A semiconductor manufacturing process for wafer-to-wafer stacking of a reconstituted wafer with a second wafer creates a stacked (3D) IC. The reconstituted wafer includes dies, die interconnects and mold compound. When stacked, the die interconnects of the reconstituted wafer correspond to die interconnects on the second wafer. Wafer-to-wafer stacking improves throughput of the manufacturing process. The reconstituted wafer may include dies of different sizes than those in the second wafer. Also, the dies of the reconstituted wafer may be singulated from a wafer having a different size than the second wafer. Thus, this wafer-to-wafer manufacturing process may combine dies and/or wafers of dissimilar sizes.Type: ApplicationFiled: August 26, 2009Publication date: March 3, 2011Applicant: QUALCOMM INCORPORATEDInventors: Arvind Chandrasekaran, Brian M. Henderson
-
Patent number: 7880293Abstract: A semiconductor device has a wafer for supporting the device and a conductive layer formed over a top surface of the wafer. A carrier wafer is permanently bonded over the conductive layer. Within the wafer and the carrier wafer, an interconnect structure is formed. The interconnect structure includes a first via formed in the wafer exposing the conductive layer, a second via formed in the carrier wafer exposing the conductive layer, a first metal layer deposited over the first via, the first metal layer in electrical contact with the conductive layer, and a second metal layer deposited over the second via, the second metal layer in electrical contact with the conductive layer. First and second passivation layers are deposited over the first and second metal layers. The first or second passivation layer has an etched portion to expose a portion of the first metal layer or second metal layer.Type: GrantFiled: March 25, 2008Date of Patent: February 1, 2011Assignee: STATS ChipPAC, Ltd.Inventors: Byung Joon Han, Nathapong Suthiwongsunthorn, Pandi Chelvam Marimuthu, Kock Liang Heng
-
Patent number: 7868391Abstract: A 3-D (Three Dimensional) inverter having a single gate electrode. The single gate electrode has a first gate dielectric between the gate electrode and a body of a first FET (Field Effect transistor) of a first doping type, the first FET having first source/drain regions in a semiconductor substrate, or in a well in the semiconductor substrate. The single gate electrode has a second gate dielectric between the gate electrode and a body of a second FET of opposite doping to the first FET. Second source/drain regions of the second FET are formed from epitaxial layers grown over the first source/drain regions.Type: GrantFiled: June 4, 2009Date of Patent: January 11, 2011Assignee: International Business Machines CorporationInventors: Phil Christopher Felice Paone, David P. Paulsen, John E. Sheets, II, Kelly L. Williams
-
Publication number: 20100327323Abstract: A three-dimensional nonvolatile memory device includes: a plurality of channel structures extending in parallel in a first direction and comprising a plurality of channel layers that are alternatively stacked with a plurality of interlayer insulating layers over a substrate; a plurality of memory cells stacked along sidewalls of the channel structures and arranged in the first direction and a second direction crossing the first direction; and a plurality of word lines extending in parallel in the second direction and connected to the memory cells arranged in the second direction.Type: ApplicationFiled: September 15, 2009Publication date: December 30, 2010Inventor: Eun-Seok Choi
-
Publication number: 20100308413Abstract: A 3-D (Three Dimensional) inverter having a single gate electrode. The single gate electrode has a first gate dielectric between the gate electrode and a body of a first FET (Field Effect transistor) of a first doping type, the first FET having first source/drain regions in a semiconductor substrate, or in a well in the semiconductor substrate. The single gate electrode has a second gate dielectric between the gate electrode and a body of a second FET of opposite doping to the first FET. Second source/drain regions of the second FET are formed from epitaxial layers grown over the first source/drain regions.Type: ApplicationFiled: June 4, 2009Publication date: December 9, 2010Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Phil Christopher Felice Paone, David P. Paulsen, John E. Sheets, II, Kelly L. Williams
-
Patent number: 7838950Abstract: The present invention is an electro mechanical component, such as a nano-electro-mechanical component, having a first, a second and a third portion arranged such that the second portion is used to functionally connect the first and the third portion. In the present invention, the second portion is a bilayer having a first and a second layer made from two dissimilar at least semiconductive materials; the two materials have different lattice constants; and the first layer harbors tensile strain close to an interface connecting the first and the second layer and harbors compressive strain at its surface; and the second layer harbors compressive strain close to the interface connecting the first and the second layer and tensile strain at the relaxed outer section.Type: GrantFiled: January 31, 2004Date of Patent: November 23, 2010Assignee: Paul Scherer InstitutInventor: Gruetzmacher Detlev
-
Patent number: 7821058Abstract: According to an aspect of the present invention, there is provided a nonvolatile semiconductor memory including: a columnar semiconductor; a charge storage insulating film including: a first insulating film formed around the columnar semiconductor, a charge storage film formed around the first insulating film, and a second insulating film formed around the charge storage film; an electrode extending two-dimensionally to surround the charge storage insulating film, the electrode having a groove; and a metal silicide formed on a sidewall of the groove.Type: GrantFiled: January 8, 2008Date of Patent: October 26, 2010Assignee: Kabushiki Kaisha ToshibaInventors: Masaru Kidoh, Ryota Katsumata, Masaru Kito, Yoshiaki Fukuzumi, Hideaki Aochi, Hiroyasu Tanaka, Yasuyuki Matsuoka, Yoshio Ozawa, Mitsuru Sato
-
Patent number: 7811833Abstract: Provided are a multi-purpose magnetic film structure using a spin charge, a method of manufacturing the same, a semiconductor device having the same, and a method of operating the semiconductor memory device. The multi-purpose magnetic film structure includes a lower magnetic film, a tunneling film formed on the lower magnetic film, and an upper magnetic film formed on the tunneling film, wherein the lower and upper magnetic films are ferromagnetic films forming an electrochemical potential difference therebetween when the lower and upper magnetic films have opposite magnetization directions.Type: GrantFiled: September 14, 2007Date of Patent: October 12, 2010Assignee: Samsung Electronics Co., Ltd.Inventors: Tae-wan Kim, Wan-jun Park, Sang-jin Park, In-jun Hwang, Soon-ju Kwon, Young-keun Kim, Richard J. Gambino