Gate Electrodes For Nonplanar Mosfet (epo) Patents (Class 257/E29.13)
-
Patent number: 7700446Abstract: A field effect transistor (FET) and method of forming the FET comprises a substrate; a silicon germanium (SiGe) layer over the substrate; a semiconductor layer over and adjacent to the SiGe layer; an insulating layer adjacent to the substrate, the SiGe layer, and the semiconductor layer; a pair of first gate structures adjacent to the insulating layer; and a second gate structure over the insulating layer. Preferably, the insulating layer is adjacent to a side surface of the SiGe layer and an upper surface of the semiconductor layer, a lower surface of the semiconductor layer, and a side surface of the semiconductor layer. Preferably, the SiGe layer comprises carbon. Preferably, the pair of first gate structures are substantially transverse to the second gate structure. Additionally, the pair of first gate structures are preferably encapsulated by the insulating layer.Type: GrantFiled: July 31, 2007Date of Patent: April 20, 2010Assignee: International Business Machines CorporationInventors: Brent A. Anderson, Matthew J. Breitwisch, Edward J. Nowak, BethAnn Rainey
-
Patent number: 7701018Abstract: A semiconductor device comprising a first semiconductor region and a second semiconductor region, (a) wherein a field effect transistor is comprised of the first semiconductor region comprising at least one semiconductor layer(s) protruding upward from a substrate, a gate electrode(s) formed via an insulating film such that the gate electrode(s) strides over the semiconductor layer(s) and source/drain regions provided in the semiconductor layer(s) on both sides of the gate electrode(s), whereby a channel region is formed in at least both sides of the semiconductor layer(s), (b) wherein the second semiconductor region comprises semiconductor layers protruding upward from the substrate and placed, at least opposing the first semiconductor region at both ends in the direction perpendicular to a channel current direction and the side surface of the semiconductor layers facing the first semiconductor region is parallel to the channel current direction.Type: GrantFiled: March 22, 2005Date of Patent: April 20, 2010Assignee: NEC CorporationInventors: Shigeharu Yamagami, Hitoshi Wakabayashi, Kiyoshi Takeuchi, Atsushi Ogura, Masayasu Tanaka, Masahiro Nomura, Koichi Takeda, Toru Tatsumi, Koji Watanabe, Koichi Terashima
-
Patent number: 7696570Abstract: According to some embodiments of the invention, transistors of a semiconductor device have a channel region in a channel-portion hole. Methods include forming embodiments of the transistor having a channel-portion hole disposed in a semiconductor substrate. A channel-portion trench pad and a channel-portion layer are sequentially formed at a lower portion of the channel-portion hole. A word line insulating layer pattern and a word line pattern are sequentially stacked on the channel-portion layer and fill the channel-portion hole, disposed on the semiconductor substrate. The channel-portion layer is formed to contact the semiconductor substrate through a portion of sidewall of the channel-portion hole, and forms a channel region under the word line pattern. Punchthrough is prevented between electrode impurity regions corresponding to source and drain regions.Type: GrantFiled: January 8, 2009Date of Patent: April 13, 2010Assignee: Samsung Electronics Co., Ltd.Inventors: Hyeoung-Won Seo, Du-Heon Song, Sang-Hyun Lee
-
Patent number: 7692250Abstract: Methods of forming a semiconductor structure having FinFET's and planar devices, such as MOSFET's, on a common substrate by a damascene approach, and semiconductor structures formed by the methods. A semiconductor fin of the FinFET is formed on a substrate with damascene processing in which the fin growth may be interrupted to implant ions that are subsequently transformed into a region that electrically isolates the fin from the substrate. The isolation region is self-aligned with the fin because the mask used to form the damascene-body fin also serves as an implantation mask for the implanted ions. The fin may be supported by the patterned layer during processing that forms the FinFET and, more specifically, the gate of the FinFET. The electrical isolation surrounding the FinFET may also be supplied by a self-aligned process that recesses the substrate about the FinFET and at least partially fills the recess with a dielectric material.Type: GrantFiled: October 29, 2007Date of Patent: April 6, 2010Assignee: International Business Machines CorporationInventors: Roger Allen Booth, Jr., Jack Allan Mandelman, William Robert Tonti
-
Patent number: 7687339Abstract: Methods for fabricating a FinFET structure are provided. One method comprises forming a hard mask layer on a gate-forming material layer having a first portion and a second portion. A plurality of mandrels are fabricated on the hard mask layer and overlying the first portion and the second portion of the gate-forming material layer. A sidewall spacer material layer is deposited overlying the plurality of mandrels. The sidewall spacer material layer overlying the first portion of the gate-forming material layer is partially etched. Sidewall spacers are fabricated from the sidewall spacer material layer, the sidewall spacers being adjacent sidewalls of the plurality of mandrels. The plurality of mandrels are removed, the hard mask layer is etched using the sidewall spacers as an etch mask, and the gate-forming material layer is etched using the etched hard mask layer as an etch mask.Type: GrantFiled: February 4, 2009Date of Patent: March 30, 2010Assignee: Advanced Micro Devices, Inc.Inventors: Richard Schultz, Frank Scott Johnson
-
Patent number: 7670908Abstract: This invention discloses semiconductor device that includes a top region and a bottom region with an intermediate region disposed between said top region and said bottom region with a controllable current path traversing through the intermediate region. The semiconductor device further includes a trench with padded with insulation layer on sidewalls extended from the top region through the intermediate region toward the bottom region wherein the trench includes randomly and substantially uniformly distributed nano-nodules as charge-islands in contact with a drain region below the trench for electrically coupling with the intermediate region for continuously and uniformly distributing a voltage drop through the current path.Type: GrantFiled: January 22, 2007Date of Patent: March 2, 2010Assignee: Alpha & Omega Semiconductor, Ltd.Inventors: François Hébert, Tao Feng
-
Patent number: 7663185Abstract: A fin-FET device and a method for fabrication thereof both employ a bulk semiconductor substrate. A fin and an adjoining trough are formed within the bulk semiconductor substrate. The trough is partially backfilled with a deposited dielectric layer to form an exposed fin region and an unexposed fin region. A gate dielectric layer is formed upon the exposed fin region and a gate electrode is formed upon the gate dielectric layer. By employing a bulk semiconductor substrate the fin-FET device is fabricated cost effectively.Type: GrantFiled: May 27, 2006Date of Patent: February 16, 2010Assignee: Taiwan Semiconductor Manufacturing Co, LtdInventors: Kuang-Hsin Chen, Hsun-Chih Tsao, Jhi-Cherng Lu, Chuan-Ping Hou, Peng-Fu Hsu, Hung-Wei Chen, Di-Hong Lee
-
Patent number: 7646061Abstract: A power semiconductor device with charge compensation structure and a method for producing the same is disclosed. In one embodiment, the power semiconductor device has in a semiconductor body a drift path between a body zone and a substrate region. The drift path is divided into drift zones of a first conduction type. A field stop zone is provided having the first conduction type, which is arranged on the substrate region, wherein the net dopant concentration of the field stop zone is lower than that of the substrate region and higher than that of the drift zones.Type: GrantFiled: May 29, 2007Date of Patent: January 12, 2010Assignee: Infineon Technologies Austria AGInventor: Franz Hirler
-
Publication number: 20090302398Abstract: Methods and associated structures of forming a microelectronic device are described. Those methods may comprise forming a transistor comprising a metal gate disposed on a gate dielectric that is disposed on a substrate, and a source/drain region disposed adjacent a channel region of the transistor. The source/drain region comprises a source/drain extension comprising a vertex point, wherein a top surface of the channel region is substantially planar with the vertex point.Type: ApplicationFiled: June 10, 2008Publication date: December 10, 2009Inventors: Bernhard Sell, Rishabh Mehandru
-
Patent number: 7619281Abstract: A semiconductor device having a buried gate line with a shaped gate trench and a method of fabricating the same are disclosed. The semiconductor device includes a trench isolation layer provided in a semiconductor substrate to define a multi-surfaced active region/channel. A gate line extending to the trench isolation layer fills a portion of the gate trench. The gate trench is formed with a series of depressions to accommodate peaks in the channel. The combination of depressions/peaks operate to increase the effective area of the channel, thereby enabling smaller channel semiconductor devices to be formed without increasing the width thereof.Type: GrantFiled: May 1, 2007Date of Patent: November 17, 2009Assignee: Samsung Electronics Co., Ltd.Inventors: Hyeoung-Won Seo, Young-Woong Son, Kang-Yoon Lee, Bong-Soo Kim
-
Patent number: 7601996Abstract: A semiconductor device comprises a field-effect transistor arranged in a semiconductor substrate, which transistor has a gate electrode, source/drain impurity diffusion regions, and carbon layers surrounding the source/drain impurity diffusion regions. Each of the carbon layers is provided at an associated of the source/drain impurity diffusion regions and positioned so as to be offset from the front edge of a source/drain extension in direction away from the gate electrode and to surround as profile the associated source/drain impurity diffusion region.Type: GrantFiled: May 23, 2006Date of Patent: October 13, 2009Assignee: Fujitsu Microelectronics LimitedInventors: Hiroyuki Ohta, Kenichi Okabe
-
Patent number: 7588982Abstract: Some embodiments include methods of forming flash memory cells and semiconductor constructions, and some embodiments include semiconductor constructions. Some embodiments may include a method in which a semiconductor substrate is provided to have a plurality of active area locations. Floating gates are formed over the active area locations, with the floating gates having widths that are entirely sub-lithographic. Adjacent floating gates are spaced from one another by gaps. Dielectric material and control gate material are formed over the floating gates and within the gaps. Some embodiments may include a construction in which a pair of adjacent floating gates are over a pair of adjacent active areas, with the floating gates being spaced from one another by a distance which is greater than a distance that the active areas are spaced from one another.Type: GrantFiled: August 29, 2006Date of Patent: September 15, 2009Assignee: Micron Technology, Inc.Inventors: Gurtej S. Sandhu, Kirk D. Prall
-
Patent number: 7576389Abstract: The present invention provides a trench gate Tr having a first gate electrode and a second gate electrode in the inside of a groove. The first gate electrode is provided in a groove lower part defining a channel of the Tr with a gate oxide film interposed between the first gate electrode and the substrate. The second gate electrode is provided in a groove upper part facing a Tr impurity diffusion layer, with a gate oxide film and a groove side wall film interposed between the second gate electrode and the groove upper part. The provision of the composite film consisting of the gate oxide film and the groove side wall between gate electrode and the substrate in the groove upper part enables reduction of the parasitic capacitance of the gate electrode.Type: GrantFiled: June 7, 2007Date of Patent: August 18, 2009Assignee: Elpida Memory, Inc.Inventor: Yoshinori Tanaka
-
Patent number: 7564105Abstract: The types of quasi-planar CMOS and FinFET-like transistor devices on a bulk silicon substrate are disclosed. A first device has a doped and recessed channel formed in a shallow trench sidewall. A second device has a doped, recessed channel and has a plurality of edge-fins juxtaposed on an edge of an active region of the device. A third device has an undoped recessed channel formed in a sidewall of a shallow trench, wherein the undoped recessed channel further has a plurality of edge-fins disposed thereon. Additionally, an extra mask may be added to each device to allow for fabrication of both conventional transistors and FinFET-like transistors on bulk silicon. The extra mask may protect the source and drain areas from recess etching of the silicon substrate. Several methods of fabricating each device are also disclosed.Type: GrantFiled: March 30, 2005Date of Patent: July 21, 2009Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Min-Hwa Chi, Wen-Chuan Chiang, Mu-Chi Chiang
-
Patent number: 7560368Abstract: A process for integrating a Schottky contact inside the apertures of the elementary cells that constitute the integrated structure of the insulated gate power device in a totally self-alignment manner does not requires a dedicated masking step. This overcomes the limits to the possibility of increasing the packing density of the cellular structure of the integrated power device, while permitting improved performances of the co-integrated Schottky diode under inverse polarization of the device and producing other advantages. A planar integrated insulated gate power device with high packing density of the elementary cells that compose it, having a Schottky diode electrically in parallel to the co-integrated device, is also disclosed.Type: GrantFiled: September 12, 2006Date of Patent: July 14, 2009Assignee: STMicroelectronics, S.r.l.Inventors: Angelo Magri′, Ferruccio Frisina
-
Patent number: 7473594Abstract: An embedded silicon carbon (Si:C) having a substitutional carbon content in excess of one percent in order to effectively increase electron mobility by application of tension to a channel region of an NFET is achieved by overfilling a gap or trench formed by transistor gate structures with Si:C and polishing an etching the Si:C to or below a surface of a raised gate structure in a super-Damascene process, leaving Si:C only in selected regions above the transistor source and drain, even though processes capable of depositing Si:C with sufficiently high substitutional carbon content are inherently non-selective.Type: GrantFiled: July 25, 2006Date of Patent: January 6, 2009Assignee: International Business Machines CorporationInventors: Ashima B. Chakravarti, Dureseti Chidambarrao, Judson R. Holt, Yaocheng Liu, Kern Rim
-
Patent number: 7470570Abstract: A method of fabricating a plurality of FinFETs on a semiconductor substrate in which the gate width of each individual FinFET is defined utilizing only a single etching process, instead of two or more, is provided. The inventive method results in improved gate width control and less variation of the gate width of each individual gate across the entire surface of the substrate. The inventive method achieves the above by utilizing a modified sidewall image transfer (SIT) process in which an insulating spacer that is later replaced by a gate conductor is employed and a high-density bottom up oxide fill is used to isolate the gate from the substrate.Type: GrantFiled: November 14, 2006Date of Patent: December 30, 2008Assignee: International Business Machines CorporationInventors: Jochen Beintner, Gary B. Bronner, Ramachandra Divakaruni, Yujun Li
-
Patent number: 7439595Abstract: A first SiO2 thin film, a tungsten gate electrode, and a second SiO2 thin film are selectively formed on a first n+-type GaN contact semiconductor layer in that order and in a multilayer film structure having the three layers, a stripe-shaped opening is formed. Via the opening, an undoped GaN channel semiconductor layer and the second n+-type GaN contact semiconductor layer are formed so that both the layers are regrown by, for example, metal organic chemical vapor deposition. A source electrode and a drain electrode are formed so as to contact the corresponding second and first n+-type GaN contact semiconductor layers. The regrown undoped GaN channel semiconductor layer and the regrown second n+-type GaN contact semiconductor layer are horizontally grown portions and hence, the contact area of the electrode can be made larger than the area of the opening.Type: GrantFiled: November 28, 2005Date of Patent: October 21, 2008Assignee: Matsushita Electric Industrial Co., Ltd.Inventor: Tetsuzo Ueda
-
Patent number: 7432557Abstract: A method for forming one or more FinFET devices includes forming a source region and a drain region in an oxide layer, where the oxide layer is disposed on a substrate, and etching the oxide layer between the source region and the drain region to form a group of oxide walls and channels for a first device. The method further includes depositing a connector material over the oxide walls and channels for the first device, forming a gate mask for the first device, removing the connector material from the channels, depositing channel material in the channels for the first device, forming a gate dielectric for first device over the channels, depositing a gate material over the gate dielectric for the first device, and patterning and etching the gate material to form at least one gate electrode for the first device.Type: GrantFiled: January 13, 2004Date of Patent: October 7, 2008Assignee: Advanced Micro Devices, Inc.Inventors: Matthew S. Buynoski, Judy Xilin An, Bin Yu
-
Publication number: 20080197384Abstract: A field effect transistor arrangement includes an electrically insulating layer, a source region, a drain region and a channel region arranged between source region and drain region, wherein the source region, the drain region and the channel region are in each case arranged on or above the electrically insulating layer, and also a gate region having an electrically insulating gate layer and an electrically conductive gate layer, which adjoins the channel region or is arranged at a distance from the latter and which extends at least partly along the channel region, wherein the source region and the drain region are in each case produced from electrically conductive carbon, and wherein the channel region is produced from strained silicon.Type: ApplicationFiled: February 21, 2008Publication date: August 21, 2008Inventors: Jessica Hartwich, Lars Dreeskornfeld, Gernot Steinlesberger
-
Patent number: 7411241Abstract: A vertical type nanotube semiconductor device including a nanotube bit line, disposed on a substrate and in parallel with the substrate and composed of a nanotube with a conductive property, and a nanotube pole connected to the bit line vertically to the substrate and provides a channel through which carriers migrate. By manufacturing the semiconductor device using the bit line composed of the nanotube, cutoff of an electrical connection of the bit line is prevented and an integration density of the semiconductor device can be improved.Type: GrantFiled: January 5, 2006Date of Patent: August 12, 2008Assignee: Samsung Electronics Co., Ltd.Inventors: Ki-Nam Kim, Yun-Gi Kim
-
Patent number: 7397126Abstract: The present invention provides inhibiting an electrical leakage caused by anion migration. A trenched portion 15 is provided as ion migration-preventing zone between a source electrode 4 and a gate electrode 5. The trenched portion 15 is formed so as to surround a periphery of the source electrode 4.Type: GrantFiled: September 28, 2005Date of Patent: July 8, 2008Assignee: NEC Electronics CorporationInventor: Tomoki Kato
-
Publication number: 20080079039Abstract: A method of forming a field effect transistor comprises providing a substrate comprising, at least on a surface thereof, a first semiconductor material. A recess is formed in the substrate. The recess is filled with a second semiconductor material. The second semiconductor material has a different lattice constant than the first semiconductor material. A gate electrode is formed over the recess filled with the second semiconductor material.Type: ApplicationFiled: April 18, 2007Publication date: April 3, 2008Inventors: Christoph Schwan, Joe Bloomquist, Kai Frohberg, Manfred Horstmann
-
Patent number: 7319255Abstract: A semiconductor device including a transistor and a method of forming thereof are provided. The semiconductor device comprises a metal gate electrode. A lower portion of the metal gate electrode fills a channel trench formed at a predetermined region of a substrate, and an upper portion of the metal gate electrode protrudes on the substrate. A gate insulating layer is interposed between inner sidewalls and a bottom surface of the channel trench, and the metal gate electrode. Source/drain regions are formed at the substrate in both sides of the metal gate electrode.Type: GrantFiled: May 26, 2005Date of Patent: January 15, 2008Assignee: Samsung Electronics Co., Ltd.Inventors: Sung-Wook Hwang, Chang-Jin Kang, Kyeong-Koo Chi, Sung-Hoon Chung
-
Patent number: 7317230Abstract: A fin FET structure employs a negative word line scheme. A gate electrode of a fin FET employs an electrode doped with n+ impurity, and a channel doping for a control of threshold voltage is not executed, or the channel doping is executed by a low density, thereby remarkably improving characteristics of the fin FET. A semiconductor substrate is formed in a first conductive type, and a fin active region of a first conductive type is projected from an upper surface of the semiconductor substrate and is connected to the semiconductor substrate. An insulation layer is formed on the semiconductor substrate, and a gate insulation layer is formed in upper part and sidewall of the fin active region. A gate electrode is formed on the insulation layer and the gate insulation layer. Source and drain are formed in the fin active region of both sides of the gate electrode.Type: GrantFiled: January 21, 2005Date of Patent: January 8, 2008Assignee: Samsung Electronics Co., Ltd.Inventors: Choong-Ho Lee, Dong-Gun Park, Jae-Man Youn, Chul Lee
-
Patent number: 7301187Abstract: Methods and apparatus are provided for a MOSFET (50, 99, 199) exhibiting increased source-drain breakdown voltage (BVdss). Source (S) (70) and drain (D) (76) are spaced apart by a channel (90) underlying a gate (84) and one or more carrier drift spaces (92, 92?) serially located between the channel (90) and the source (70, 70?) or drain (76, 76?). A buried region (96, 96?) of the same conductivity type as the drift space (92, 92?) and the source (70, 70?) or drain (76, 76?) is provided below the drift space (92, 92?), separated therefrom in depth by a narrow gap (94, 94?) and ohmically coupled to the source (70, 70?) or drain (76, 76?). Current flow (110) through the drift space produces a potential difference (Vt) across this gap (94, 94?).Type: GrantFiled: March 21, 2007Date of Patent: November 27, 2007Assignee: Freescale Semiconductor, Inc.Inventors: Edouard D. Defresart, Richard J. Desouza, Xin Lin, Jennifer H. Morrison, Patrice M. Parris, Moaniss Zitouni
-
Patent number: 7262104Abstract: Multiple semiconductor devices are formed with different threshold voltages. According to one exemplary implementation, first and second semiconductor devices are formed and doped differently, resulting in different threshold voltages for the first and second semiconductor devices.Type: GrantFiled: June 2, 2004Date of Patent: August 28, 2007Assignee: Advanced Micro Devices, Inc.Inventors: Haihong Wang, Shibly S. Ahmed, Bin Yu
-
Patent number: 7259430Abstract: A non-volatile memory device includes a fin body protruded from a semiconductor substrate. The fin body has first and second side surfaces opposite to each other. An inner dielectric layer pattern is formed on an upper surface, and the first and second side surfaces of the fin body. A floating gate electrode is formed on the inner dielectric layer pattern. The floating gate electrode has an uneven upper surface. An outer dielectric layer is formed on the floating gate electrode. A control gate electrode is formed on the outer dielectric layer.Type: GrantFiled: March 4, 2005Date of Patent: August 21, 2007Assignee: Samsung Electronics Co., LtdInventors: Jae-Man Yoon, Tae-Yong Kim, Dong-Gun Park, Choong-Ho Lee
-
Patent number: 7189660Abstract: A method of producing an insulator thin film, for forming a thin film on a substrate by use of the atomic layer deposition process, includes a first step of forming a silicon atomic layer on the substrate and forming an oxygen atomic layer on the silicon atomic layer, and a second step of forming a metal atomic layer on the substrate and forming an oxygen atomic layer on the metal atomic layer, wherein the concentration of the metal atoms in the insulator thin film is controlled by controlling the number of times the first step and the second step are carried out.Type: GrantFiled: October 4, 2004Date of Patent: March 13, 2007Assignee: Sony CorporationInventor: Tomoyuki Hirano