Avalanche Transistors (epo) Patents (Class 257/E29.18)
-
Patent number: 8963240Abstract: This invention discloses a semiconductor power device that includes a plurality of power transistor cells surrounded by a trench opened in a semiconductor substrate. At least one of the cells constituting an active cell has a source region disposed next to a trenched gate electrically connecting to a gate pad and surrounding the cell. The trenched gate further has a bottom-shielding electrode filled with a gate material disposed below and insulated from the trenched gate. At least one of the cells constituting a source-contacting cell surrounded by the trench with a portion functioning as a source connecting trench is filled with the gate material for electrically connecting between the bottom-shielding electrode and a source metal disposed directly on top of the source connecting trench.Type: GrantFiled: April 26, 2013Date of Patent: February 24, 2015Assignee: Alpha and Omega Semiconductor IncorporatedInventors: Anup Bhalla, Sik K. Lui
-
Patent number: 8716717Abstract: A RESURF layer including a plurality of P-type implantation layers having a low concentration of P-type impurity is formed adjacent to an active region. The RESURF layer includes a first RESURF layer, a second RESURF layer, a third RESURF layer, a fourth RESURF layer, and a fifth RESURF layer that are arranged sequentially from the P-type base side so as to surround the P-type base. The second RESURF layer is configured with small regions having an implantation amount equal to that of the first RESURF layer and small regions having an implantation amount equal to that of the third RESURF layer being alternately arranged in multiple. The fourth RESURF layer is configured with small regions having an implantation amount equal to that of the third RESURF layer and small regions having an implantation amount equal to that of the fifth RESURF layer being alternately arranged in multiple.Type: GrantFiled: April 15, 2011Date of Patent: May 6, 2014Assignee: Mitsubishi Electric CorporationInventors: Tsuyoshi Kawakami, Akihiko Furukawa, Naruhisa Miura, Yasuhiro Kagawa, Kenji Hamada, Yoshiyuki Nakaki
-
Patent number: 8384194Abstract: A power semiconductor device with improved avalanche capability structures is disclosed. By forming at least an avalanche capability enhancement doped regions with opposite conductivity type to epitaxial layer underneath an ohmic contact doped region which surrounds at least bottom of trenched contact filled with metal plug between two adjacent gate trenches, avalanche current is enhanced with the disclosed structures.Type: GrantFiled: August 14, 2012Date of Patent: February 26, 2013Assignee: Force MOS Technology Co., Ltd.Inventor: Fu-Yuan Hsieh
-
Publication number: 20120025351Abstract: A bipolar transistor of the invention has a second base region 116 which is formed in the surface layer of a deep well, placed between a first base region and a sinker, connected to the first base region, has an impurity concentration larger than that of the first base region, and has a depth shallower than that of the first base region; and a buried layer formed in a semiconductor layer, which has the top surface thereof brought into contact with the deep well and the sinker, and has an impurity concentration larger than that of the deep well.Type: ApplicationFiled: July 28, 2011Publication date: February 2, 2012Applicant: RENESAS ELECTRONICS CORPORATIONInventor: Shinichi KOMATSU
-
Patent number: 7910953Abstract: An optical semiconductor device includes a distributed Bragg reflection layer of a first conductivity type, a distortion elaxation layer of the first conductivity type, a light absorbing layer, and a semiconductor layer of a second conductivity type, sequentially arranged on a semiconductor substrate. The distortion relaxation layer the same material as the semiconductor substrate. The total optical length of layers between the distributed Bragg reflection layer and the light absorbing layer is an integer multiple of one-half the wavelength of incident light that is detected.Type: GrantFiled: November 12, 2008Date of Patent: March 22, 2011Assignee: Mitsubishi Electric CorporationInventors: Masaharu Nakaji, Eitaro Ishimura, Eiji Yagyu
-
Patent number: 7843030Abstract: Here, we demonstrate new material/structures for the photodetectors, using semiconductor material. For example, we present the Tunable Avalanche Wide Base Transistor as a photodetector. Particularly, SiC, GaN, AlN, Si and Diamond materials are given as examples. The desired properties of an optimum photodetector is achieved. Different variations are discussed, both in terms of structure and material.Type: GrantFiled: March 22, 2007Date of Patent: November 30, 2010Inventor: Ranbir Singh
-
Patent number: 7638857Abstract: A silicon controlled rectifier structure is provided in a substrate having a first conductive type. A well region formed within the substrate has a second conductive type. A first dopant region formed within the substrate and the well region has the first conductive type. A second dopant region formed within the substrate and a portion of the well region has the second conductive type. A third dopant region formed under the second dopant region has the first conductive type, in which the second and the third regions form a vertical Zener diode. A fourth dopant region formed within the substrate and separated from the second dopant region by a separation structure has the second conductive type. A fifth dopant region is formed within the substrate in a manner that the fourth dopant region is between the isolation structure and the fifth dopant region, and has the first conductive type.Type: GrantFiled: May 7, 2008Date of Patent: December 29, 2009Assignee: United Microelectronics Corp.Inventors: Hsin-Yen Hwang, Shu-Hsuan Su, Tien-Hao Tang
-
Patent number: 7557013Abstract: A method of forming a plurality of capacitors includes an insulative material received over a capacitor array area and a circuitry area. The array area comprises a plurality of capacitor electrode openings within the insulative material received over individual capacitor storage node locations. The intervening area comprises a trench. Conductive material is formed within the openings and against a sidewall portion of the trench to less than completely fill the trench. Conductive material received over the trench sidewall portion is covered with a silicon nitride-comprising layer which less than fills remaining trench volume. The insulative material within the array area and the silicon nitride-comprising layer are etched with a liquid etching solution effective to expose outer sidewall portions of the conductive material within the array area and to expose the conductive material within the trench. The conductive material within the array area is incorporated into a plurality of capacitors.Type: GrantFiled: April 10, 2006Date of Patent: July 7, 2009Assignee: Micron Technology, Inc.Inventors: Vishwanath Bhat, Niraj B. Rana, Shyam Surthi
-
Patent number: 7511357Abstract: A MOSFET device that includes a first Zener diode connected between a gate metal and a drain metal of said semiconductor power device for functioning as a gate-drain (GD) clamp diode. The GD clamp diode includes multiple back-to-back doped regions in a polysilicon layer doped with dopant ions of a first conductivity type next to a second conductivity type disposed on an insulation layer above the MOSFET device, having an avalanche voltage lower than a source/drain avalanche voltage of the MOSFET device wherein the Zener diode is insulated from a doped region of the MOSFET device for preventing a channeling effect.Type: GrantFiled: April 20, 2007Date of Patent: March 31, 2009Assignee: Force-MOS Technology CorporationInventor: Fwu-Iuan Hshieh
-
Publication number: 20080142873Abstract: A method for forming an integrated circuit system is provided including forming a semi-conducting layer over a substrate, forming a spacer stack having a gap filler adjacent to the semi-conducting layer and a inter-layer dielectric over the gap filler, forming a transition layer having a recess over the semi-conducting layer and adjacent to the spacer stack, and forming a metal layer in the recess.Type: ApplicationFiled: December 16, 2006Publication date: June 19, 2008Applicants: SPANSION LLC, ADVANCED MICRO DEVICES, INC.Inventors: Angela T. Hui, Mark S. Chang, Kuo-Tung Chang, Scott A. Bell
-
Patent number: 7345325Abstract: An avalanche photodiode has improved low-noise characteristics, high-speed response characteristics, and sensitivity. The avalanche photodiode includes a first conductivity type semiconductor layer, a second conductivity type semiconductor layer, a semiconductor multiplication layer interposed between the first conductivity type semiconductor layer and the second conductivity type semiconductor layer, and a semiconductor light-absorbing layer interposed between the semiconductor multiplication layer and the second conductivity type semiconductor layer. The avalanche photodiode further comprises a multiplication suppressing layer which suppresses multiplication of charge carriers in the semiconductor light-absorbing layer, located between the semiconductor light-absorbing layer and the second conductivity type semiconductor layer.Type: GrantFiled: February 2, 2007Date of Patent: March 18, 2008Assignee: Mitsubishi Denki Kabushiki KaishaInventors: Masaharu Nakaji, Eitaro Ishimura, Eiji Yagyu, Nobuyuki Tomita
-
Patent number: 7214987Abstract: According to some embodiments, a semiconductor device includes a lower semiconductor substrate, an upper silicon pattern, and a MOS transistor. The MOS transistor includes a body region formed within the upper silicon pattern and source/drain regions separated by the body region. A buried insulating layer is interposed between the lower semiconductor substrate and the upper silicon pattern. A through plug penetrates the buried insulating layer and electrically connects the body region with the lower semiconductor substrate, the through plug positioned closer to one of the source/drain regions than the other source/drain region. At least some portion of the upper surface of the through plug is positioned outside a depletion layer when a source voltage is applied to the one of the source/drain regions, and the upper surface of the through plug is positioned inside the depletion layer when a drain voltage is applied to the one region.Type: GrantFiled: December 13, 2004Date of Patent: May 8, 2007Assignee: Samsung Electronics Co., Ltd.Inventors: Chang-Woo Oh, Dong-Gun Park, Sung-Young Lee, Jeong-Dong Choe