With Charge Trapping Gate Insulator (e.g., Mnos-memory Transistors) (epo) Patents (Class 257/E29.309)
-
Patent number: 8125018Abstract: A memory device and a method of fabrication are provided. The memory device includes a semiconductor substrate and a charge trapping dielectric stack disposed over the semiconductor substrate. A gate electrode is disposed over the charge trapping dielectric stack, where the gate electrode electrically defines a channel within a portion of the semiconductor substrate. The memory device includes a pair of bitlines, where the bitlines have a lower portion and a substantially trapezoidal shaped upper portion.Type: GrantFiled: January 12, 2005Date of Patent: February 28, 2012Assignee: Spansion LLCInventors: Ashot Melik-Martirosian, Mark T. Ramsbey, Mark W. Randolph
-
Patent number: 8125012Abstract: Performance of a non-volatile semiconductor storage device which performs electron writing by hot electrons and hole erasure by hot holes is improved. A non-volatile memory cell which performs a writing operation by electrons and an erasure operation by holes has a p-type well region, isolation regions, a source region, and a drain region provided on an Si substrate. A control gate electrode is formed via a gate insulating film between the source region and the drain region. In a left-side side wall of the control gate electrode, a bottom Si oxide film, an electric charge holding film, a top Si oxide film, and a memory gate electrode are formed. The electric charge holding film is formed from an Si nitride film stoichiometrically excessively containing silicon.Type: GrantFiled: December 15, 2006Date of Patent: February 28, 2012Assignee: Renesas Electronics CorporationInventors: Toshiyuki Mine, Kan Yasui, Tetsuya Ishimaru, Yasuhiro Shimamoto
-
Patent number: 8125019Abstract: An electrically programmable resistor is presented. In one embodiment, a resistor includes a doped body within a substrate; a trapped charge region adjacent to the resistor, the resistance of the resistor controlled by an amount of trapped charge in the trapped charge region.Type: GrantFiled: October 18, 2006Date of Patent: February 28, 2012Assignee: International Business Machines CorporationInventors: Benjamin T. Voegeli, Kimball M. Watson
-
Publication number: 20120043601Abstract: In a nonvolatile semiconductor memory device, a stacked body is formed by alternately stacking dielectric films and conductive films on a silicon substrate and a plurality of through holes extending in the stacking direction are formed in a matrix configuration. A shunt interconnect and a bit interconnect are provided above the stacked body. Conductor pillars are buried inside the through holes arranged in a line immediately below the shunt interconnect out of the plurality of through holes, and semiconductor pillars are buried inside the remaining through holes. The conductive pillars are formed from a metal, or low resistance silicon. Its upper end portion is connected to the shunt interconnect and its lower end portion is connected to a cell source formed in an upper layer portion of the silicon substrate.Type: ApplicationFiled: October 18, 2011Publication date: February 23, 2012Applicant: Kabushiki Kaisha ToshibaInventors: Takashi MAEDA, Yoshihisa Iwata
-
Publication number: 20120044760Abstract: A nonvolatile semiconductor memory device has a first select transistor having a gate electrode connected to a first select word line, a source connected to a first sub bit line, and a drain connected to a first main bit line, and a second select transistor having a gate electrode connected to a second select word line, a source connected to a second sub bit line, and a drain connected to a second main bit line. The first sub bit lines are controlled by the first select transistor so as to be electrically isolated from each other between memory cell groups each formed by the memory cells to be erased simultaneously. On the other hand, the second sub bit lines are connected in common to the memory cells of memory cell groups to be erased separately, by the second select transistor.Type: ApplicationFiled: June 27, 2011Publication date: February 23, 2012Inventor: Keita TAKAHASHI
-
Patent number: 8119481Abstract: A blocking dielectric engineered, charge trapping memory cell includes a charge trapping element that is separated from a gate by a blocking dielectric including a buffer layer in contact with the charge trapping element, such as silicon dioxide which can be made with high-quality, and a second capping layer in contact with said one of the gate and the channel. The capping layer has a dielectric constant that is higher than that of the first layer, and preferably includes a high-? material. The second layer also has a conduction band offset that is relatively high. A bandgap engineered tunneling layer between the channel and the charge trapping element is provided which, in combination with the multilayer blocking dielectric described herein, provides for high-speed erase operations by hole tunneling. In an alternative, a single layer tunneling layer is used.Type: GrantFiled: September 14, 2010Date of Patent: February 21, 2012Assignee: Macronix International Co., Ltd.Inventors: Sheng-Chih Lai, Hang-Ting Lue, Chien-Wei Liao
-
Patent number: 8120089Abstract: Provided are nonvolatile memory devices with a three-dimensional structure and methods of fabricating the same. The nonvolatile memory device includes conductive patterns three-dimensionally arranged on a semiconductor substrate, semiconductor patterns that extend from the semiconductor substrate and intersect one-side walls of the conductive patterns, charge storage layers interposed between the semiconductor patterns and one-side walls of the conductive patterns, and seed layer patterns interposed between the charge storage layers and one-side walls of the conductive patterns.Type: GrantFiled: December 30, 2009Date of Patent: February 21, 2012Assignee: Samsung Electronics Co., Ltd.Inventors: Young-Hoo Kim, Daehyuk Kang, Youngok Kim, Sang Won Bae, Boun Yoon, Kuntack Lee
-
Patent number: 8119511Abstract: A non-volatile memory device having a control gate on top of the second dielectric (interpoly or blocking dielectric), at least a bottom layer of the control gate in contact with the second dielectric being constructed in a material having a predefined high work-function and showing a tendency to reduce its work-function when in contact with a group of certain high-k materials after full device fabrication. At least a top layer of the second dielectric, separating the bottom layer of the control gate from the rest of the second dielectric, is constructed in a predetermined high-k material, chosen outside the group for avoiding a reduction in the work-function of the material of the bottom layer of the control gate. In the manufacturing method, the top layer is created in the second dielectric before applying the control gate.Type: GrantFiled: April 5, 2011Date of Patent: February 21, 2012Assignee: IMECInventors: Bogdan Govoreanu, HongYu Yu, Hag-Ju Cho
-
Patent number: 8120091Abstract: A non-volatile memory device includes a substrate and a tunnel insulation layer pattern, such that each portion of the tunnel insulation pattern extends along a first direction and adjacent portions of the tunnel insulation layer pattern may be separated in a second direction that is substantially perpendicular to the first direction. A non-volatile memory device may include a gate structure formed on the tunnel insulation layer pattern. The gate structure may include a floating gate formed on the tunnel insulation layer pattern along the second direction, a first conductive layer pattern formed on the floating gate in the second direction, a dielectric layer pattern formed on the first conductive layer pattern along the second direction, and a control gate formed on the dielectric layer pattern in the second direction.Type: GrantFiled: May 28, 2008Date of Patent: February 21, 2012Assignee: Samsung Electronics Co., Ltd.Inventors: Suk-Kang Sung, Choong-Ho Lee, Sang-wook Lim, Dong-Uk Choi, Hee-Soo Kang, Kyu-Charn Park
-
Publication number: 20120037978Abstract: A nonvolatile semiconductor memory device is provided in such a manner that a semiconductor layer is formed over a substrate, a charge accumulating layer is formed over the semiconductor layer with a first insulating layer interposed therebetween, and a gate electrode is provided over the charge accumulating layer with a second insulating layer interposed therebetween. The semiconductor layer includes a channel formation region provided in a region overlapping with the gate electrode, a first impurity region for forming a source region or drain region, which is provided to be adjacent to the channel formation region, and a second impurity region provided to be adjacent to the channel formation region and the first impurity region. A conductivity type of the first impurity region is different from that of the second impurity region.Type: ApplicationFiled: October 25, 2011Publication date: February 16, 2012Applicant: SEMICONDUCTOR ENERGY LABORATORY CO., LTD.Inventors: Tamae TAKANO, Shunpei YAMAZAKI
-
Publication number: 20120037973Abstract: A memory cell includes a floating gate electrode, a first inter-electrode insulating film and a control gate electrode. A peripheral transistor includes a lower electrode, a second inter-electrode insulating film and an upper electrode. The lower electrode and the upper electrode are electrically connected via an opening provided on the second inter-electrode insulating film. The first and second inter-electrode insulating films include a high-permittivity material, the first inter-electrode insulating film has a first structure, and the second inter-electrode insulating film has a second structure different from the first structure.Type: ApplicationFiled: October 25, 2011Publication date: February 16, 2012Inventors: Kenji GOMIKAWA, Tadashi Iguchi, Mitsuhiro Noguchi, Shoichi Watanabe
-
Publication number: 20120037977Abstract: An insulating pattern is disposed on a surface of a semiconductor substrate and includes a silicon oxynitride film. A conductive pattern is disposed on the insulating pattern. A data storage pattern and a vertical channel pattern are disposed within a channel hole formed to vertically penetrate the insulating pattern and the conductive pattern. The data storage pattern and the vertical channel pattern are conformally stacked along sidewalls of the insulating pattern and the conductive pattern. A concave portion is formed in the semiconductor substrate adjacent to the insulating pattern. The concave portion is recessed relative to a bottom surface of the insulating pattern.Type: ApplicationFiled: August 12, 2011Publication date: February 16, 2012Applicant: SAMSUNG ELECTRONICS CO., LTD.Inventors: Ju-Yul Lee, Han-Mei Choi, Dong-Chul Yoo, Young-Jong Je, Ki-Hyun Hwang
-
Patent number: 8115244Abstract: The present invention relates to a transistor of a volatile memory device with gate dielectric structure capable of trapping charges and a method for fabricating the same. The transistor in a cell region of a volatile memory device includes a substrate of a first conductive type; a gate dielectric structure capable of trapping charges and formed on the substrate; a gate formed on the gate dielectric structure; a gate insulation layer formed on the gate; a source/drain of a second conductive type formed in a predetermined region of the substrate disposed beneath each lateral side of the gate; and a channel ion implantation region of the first conductive type formed in a predetermined region of the substrate disposed beneath the gate.Type: GrantFiled: April 26, 2011Date of Patent: February 14, 2012Assignee: Hynix Semiconductor Inc.Inventors: Sang-Don Lee, Yil-Wook Kim, Jin-Hong Ahn, Young-June Park
-
Publication number: 20120032253Abstract: A nonvolatile semiconductor memory has a semiconductor substrate, a first insulating film formed on a channel region on a surface portion of the semiconductor substrate, a charge accumulating layer formed on the first insulating film, a second insulating film formed on the charge accumulating layer, a control gate electrode formed on the second insulating film, and a third insulating film including an Si—N bond that is formed on a bottom surface and side surfaces of the charge accumulating layer.Type: ApplicationFiled: October 20, 2011Publication date: February 9, 2012Applicant: Kabushiki Kaisha ToshibaInventors: Hiroshi Akahori, Wakako Takeuchi
-
Publication number: 20120032251Abstract: First and second memory cells have first and second channels, first and second tunnel insulating films, first and second charge storage layers formed of an insulating film, first and second block insulating films, and first and second gate electrodes. A first select transistor has a third channel, a first gate insulating film, and a first gate electrode. The first channel includes a first-conductivity-type region and a second-conductivity-type region which is formed on at least a part of the first-conductivity-type region and whose conductivity type is opposite to the first conductivity type. The third channel includes the first-conductivity-type region and the second-conductivity-type region formed on the first-conductivity-type region. The number of data stored in the first memory cell is smaller than that of data stored in the second memory cell.Type: ApplicationFiled: October 17, 2011Publication date: February 9, 2012Inventor: Toshitake YAEGASHI
-
Publication number: 20120032249Abstract: According to one embodiment, a nonvolatile semiconductor memory device includes a multilayer body, a semiconductor pillar, a memory layer, a first insulating film and a second insulating film. The multilayer body includes a plurality of interelectrode insulating films and a plurality of electrode films alternately stacked in a first direction. The semiconductor pillar penetrates through the multilayer body in the first direction. The memory layer is provided between each of the electrode films and the semiconductor pillar and extends in the first direction. The first insulating film is provided between the memory layer and the semiconductor pillar and extends in the first direction. The second insulating film is provided between each of the electrode films and the memory layer and extends in the first direction. The second insulating film is projected between the electrode films.Type: ApplicationFiled: November 29, 2010Publication date: February 9, 2012Applicant: KABUSHIKI KAISHA TOSHIBAInventor: Toru MATSUDA
-
Publication number: 20120032248Abstract: According to an aspect of the present invention, there is provided a nonvolatile semiconductor memory element including: a semiconductor substrate including: a source region; a drain region; and a channel region; a lower insulating film that is formed on the channel region; a charge storage film that is formed on the lower insulating film and that stores data; an upper insulating film that is formed on the charge storage film; and a control gate that is formed on the upper insulating film, wherein the upper insulating film includes: a first insulting film; and a second insulating film that is laminated with the first insulating film, and wherein the first insulating film is formed to have a trap level density larger than that of the second insulating film.Type: ApplicationFiled: October 13, 2011Publication date: February 9, 2012Applicant: KABUSHIKI KAISHA TOSHIBAInventors: Masao SHINGU, Jun Fujiki, Naoki Yasuda, Koichi Muraoka
-
Publication number: 20120032250Abstract: A semiconductor device can include a first substrate and conductive patterns on the first substrate, where the conductive patterns are disposed in stacks vertically extending from the substrate. An active pillar can be on the first substrate vertically extend from the first substrate through the conductive patterns to provide vertical string transistors on the first substrate. A second substrate can be on the conductive patterns and the active pillar opposite the first substrate. A peripheral circuit transistor can be on the second substrate opposite the first substrate, where the peripheral circuit transistor can be adjacent to and overlap an uppermost pattern of the conductive patterns.Type: ApplicationFiled: July 13, 2011Publication date: February 9, 2012Inventors: Yong-Hoon SON, Sung-Min HWANG, Kihyun HWANG, Jaehoon JANG
-
Publication number: 20120032252Abstract: Methods and devices are disclosed, such as those involving memory cell devices with improved charge retention characteristics. In one or more embodiments, a memory cell is provided having an active area defined by sidewalls of neighboring trenches. A layer of dielectric material is blanket deposited over the memory cell, and etched to form spacers on sidewalls of the active area. Dielectric material is formed over the active area, a charge trapping structure is formed over the dielectric material over the active area, and a control gate is formed over the charge trapping structure. In some embodiments, the charge trapping structure includes nanodots. In some embodiments, the width of the spacers is between about 130% and about 170% of the thickness of the dielectric material separating the charge trapping material and an upper surface of the active area.Type: ApplicationFiled: October 19, 2011Publication date: February 9, 2012Applicant: MICRON TECHNOLOGY, INC.Inventors: Ron Weimer, Kyu Min, Tom Graettinger, Nirmal Ramaswamy
-
Publication number: 20120025297Abstract: According to one embodiment, a nonvolatile semiconductor memory device includes a source region and a drain region provided on a surface area of a semiconductor region, a tunnel insulating film provided on a channel between the source region and the drain region, a charge storage layer provided on the tunnel insulating film, a first dielectric film provided on the charge storage layer and containing lanthanum aluminum silicon oxide or oxynitride, a second dielectric film provided on the first dielectric film and containing oxide or oxynitride containing at least one of hafnium (Hf), zirconium (Zr), titanium (Ti), and a rare earth metal, and a control gate electrode provided on the second dielectric film.Type: ApplicationFiled: August 5, 2011Publication date: February 2, 2012Inventors: Akira TAKASHIMA, Masao SHINGU, Koichi MURAOKA
-
Patent number: 8106443Abstract: A non-volatile semiconductor device includes an n type well formed in a semiconductor substrate having a surface, the surface having a plurality of stripe shaped grooves and a plurality of stripe shaped ribs, a plurality of stripe shaped p type diffusion regions formed in upper parts of each of the plurality of ribs, the plurality of stripe shaped p type diffusion regions being parallel to a longitudinal direction of the ribs, a tunneling insulation film formed on the grooves and the ribs, a charge storage layer formed on the tunneling insulating film, a gate insulation film formed on the charge storage layer, and a plurality of stripe shaped conductors formed on the gate insulating film, the plurality of stripe shaped conductors arranged in a direction intersecting the longitudinal direction of the ribs with a predetermined interval wherein an impurity diffusion structure in the ribs are asymmetric.Type: GrantFiled: October 6, 2008Date of Patent: January 31, 2012Assignee: Genusion, Inc.Inventors: Natsuo Ajika, Shoji Shukuri, Satoshi Shimizu, Taku Ogura
-
Patent number: 8106444Abstract: Provided is a semiconductor device including: source-drain regions formed on a silicon substrate with a channel forming region sandwiched therebetween; a word gate electrode formed on the channel forming region via a word gate insulating film not including a charge storage layer; a control gate formed on the silicon substrate on one side of the word gate electrode via a trap insulating film including a charge storage layer; and a control gate formed on the silicon substrate on the other side of the word gate electrode via a trap insulating film including a charge storage layer. A bottom of the word gate electrode is made to be higher than the control gate and a bottom of the control gate, and a level difference between the bottoms of the electrodes is made to be larger than a physical film thickness of the word gate insulating film.Type: GrantFiled: November 5, 2007Date of Patent: January 31, 2012Assignee: NEC CorporationInventor: Masayuki Terai
-
Publication number: 20120019284Abstract: A normally-off power field-effect transistor semiconductor structure is provided. The structure includes a channel, a source electrode, a gate electrode and trapped charges which arranged between the gate electrode and the channel such that the channel is in an off-state when the source electrode and the gate electrode are on the same electric potential. Further, a method for forming a semiconductor device and a method for programming a power field effect transistor are provided.Type: ApplicationFiled: July 26, 2010Publication date: January 26, 2012Applicant: INFINEON TECHNOLOGIES AUSTRIA AGInventors: Anton Mauder, Helmut Strack, Wolfgang Werner
-
Publication number: 20120018795Abstract: A manufacturing method of a non-volatile memory is disclosed. A gate structure is formed on a substrate and includes a gate dielectric layer and a gate conductive layer. The gate dielectric layer is partly removed, thereby a symmetrical opening is formed among the gate conductive layer, the substrate and the gate dielectric layer, and a cavity is formed on end sides of the gate dielectric layer. A first oxide layer is formed on a sidewall and bottom of the gate conductive layer, and a second oxide layer is formed on a surface of the substrate. A nitride material layer is formed covering the gate structure, the first and second oxide layer and the substrate and filling the opening. An etching process is performed to partly remove the nitride material layer, thereby a nitride layer is formed on a sidewall of the gate conductive layer and extending into the opening.Type: ApplicationFiled: July 26, 2010Publication date: January 26, 2012Applicant: UNITED MICROELECTRONICS CORP.Inventors: Chien-Hung CHEN, Tzu-Ping Chen, Yu-Jen Chang
-
Publication number: 20120018797Abstract: A nonvolatile memory device includes a device isolation film defining an active region in a semiconductor substrate, a pocket well region formed in an upper portion of the active region and having a first conductivity type, a gate electrode formed on the active region and extending to intersect the active region, a tunnel insulating film, a charge storage film, and a blocking insulating film sequentially disposed between the active region and the gate electrode, a source region and a drain region respectively formed in a first region and a second region of the active region exposed on both sides of the gate electrode, and each having a second conductivity type opposite to the first conductivity type, a pocket well junction region formed in the first region adjacent to the source region and contacting the pocket well region, and having the first conductivity type, and a metal silicide layer formed in the first region and contacting the source region and the pocket well junction region.Type: ApplicationFiled: June 24, 2011Publication date: January 26, 2012Inventors: Tea-Kwang YU, Yong-Tae KIM, Byung-Sup SHIM, Yong-Kyu LEE, Bo-Young SEO, Ji-Hoon PARK
-
Publication number: 20120018796Abstract: According to one embodiment, a nonvolatile semiconductor memory device includes first and second stacked structures, first and second semiconductor pillars, first and second memory units, and a semiconductor connection portion. The stacked structures include electrode films and first inter-electrode insulating films alternately stacked in a first direction. The second stacked structure is aligned with the first stacked structure in a second direction perpendicular to the first. The first and second semiconductor pillars pierce the first and second stacked structures, respectively. The first and second memory units are provided between the electrode films and the semiconductor pillar, respectively. The semiconductor connection portion connects the first and second semiconductor pillars and includes: an end connection portion; and a first protrusion having a side face continuous with a side face of the first semiconductor pillar.Type: ApplicationFiled: September 20, 2010Publication date: January 26, 2012Applicant: Kabushiki Kaisha ToshibaInventors: Katsunori Yahashi, Masaru Kidoh
-
Publication number: 20120018790Abstract: A non-volatile memory including a substrate, a stacked gate structure, two doped regions and a plurality of spacers is provided. The stacked gate structure is disposed on the substrate, wherein the stacked gate structure includes a first dielectric layer, a charge storage layer, a second dielectric layer and a conductive layer in sequence from bottom to top relative to the substrate. The doped regions are disposed in the substrate at two sides of the stacked gate structure, respectively, and bottom portions of the doped regions contact with the substrate under the doped regions. The spacers are respectively disposed between each side of each of the doped regions and the substrate, and top portions of the spacers are lower than top portions of the doped regions.Type: ApplicationFiled: July 20, 2010Publication date: January 26, 2012Applicant: MACRONIX International Co., Ltd.Inventors: SHIH-GUEI YAN, Wen-Jer Tsai, Jyun-Siang Huang
-
Patent number: 8101483Abstract: A semiconductor device includes an insulating layer, a channel structure, an insulating structure and a gate. The channel structure includes a channel bridge for connecting two platforms. The bottom of the channel bridge is separated from the insulating layer by a distance, and the channel bridge has a plurality of separated doping regions. The insulating structure wraps around the channel bridge, and the gate wraps around the insulating structure.Type: GrantFiled: July 22, 2010Date of Patent: January 24, 2012Assignee: Macronix International Co., Ltd.Inventors: Erh-Kun Lai, Hang-Ting Lue
-
Publication number: 20120012920Abstract: A vertical non-volatile memory device includes a semiconductor pattern disposed on a substrate; and a plurality of transistors of first through n-th layers that are stacked on a side of the semiconductor pattern at predetermined distances from each other, wherein the transistors are spaced apart and insulated from one another at the predetermined distances via air gap, where n is a natural number equal to or greater than 2.Type: ApplicationFiled: July 13, 2011Publication date: January 19, 2012Inventors: Seung-Mok SHIN, Kyung-Tae Jang, Chang-Won Lee
-
Publication number: 20120008400Abstract: A non-volatile semiconductor storage device includes: a memory string; a select transistor; and a carrier selection element. The select transistor has one end connected to one end of the memory string. The carrier selection element has one end connected to the other end of the select transistor, and selects a majority carrier flowing through respective bodies of the memory transistors and the select transistor. The carrier selection element includes: a third semiconductor layer; a metal layer; a second gate insulation layer; and a third conductive layer. The metal layer extends in the vertical direction. The metal layer extends in the vertical direction from the top of the third semiconductor layer. The second gate insulation layer surrounds the third semiconductor layer and the metal layer. The third conductive layer surrounds the third semiconductor layer and the metal layer via the second gate insulation layer and extends in a parallel direction.Type: ApplicationFiled: September 21, 2010Publication date: January 12, 2012Applicant: Kabushiki Kaisha ToshibaInventors: Yoshiaki FUKUZUMI, Ryota Katsumata, Megumi Ishiduki, Hideaki Aochi
-
Publication number: 20120007167Abstract: A 3D memory device includes a plurality of ridges, in some embodiments ridge-shaped, in the form of multiple strips of conductive material separated by insulating material, arranged as bit lines which can be coupled through decoding circuits to sense amplifiers. The strips of conductive material have side surfaces on the sides of the stacks. A plurality of conductive lines arranged as word lines which can be coupled to row decoders, extends orthogonally over the plurality of stacks. The conductive lines conform to the surface of the stacks. Memory elements lie in a multi-layer array of interface regions at cross-points between side surfaces of the semiconductor material strips on the stacks and the conductive lines. The memory elements are programmable, like the anti-fuses or charge trapping structures. In some embodiments, the 3D memory is made using only two critical masks for multiple layers. Some embodiments include a staircase-shaped structure positioned at ends of the semiconductor material strips.Type: ApplicationFiled: January 31, 2011Publication date: January 12, 2012Inventors: Chun-Hsiung Hung, Hang-Ting Lue, Shin-Jang Shen
-
Patent number: 8093648Abstract: A method for manufacturing a non-volatile memory and a structure thereof are provided. The manufacturing method comprises the following steps. Firstly, a substrate is provided. Next, a semiconductor layer is formed on the substrate. Then, a Si-rich dielectric layer is formed on the semiconductor layer. After that, a plurality of silicon nanocrystals is formed in the Si-rich dielectric layer by a laser annealing process to form a charge-storing dielectric layer. Last, a gate electrode is formed on the charge-storing dielectric layer.Type: GrantFiled: July 10, 2009Date of Patent: January 10, 2012Assignee: Au Optronics Corp.Inventors: An-Thung Cho, Chia-Tien Peng, Chih-Wei Chao, Wan-Yi Liu, Chia-Kai Chen, Chun-Hsiun Chen, Wei-Ming Huang
-
Patent number: 8094496Abstract: A nonvolatile semiconductor memory device includes a multi-layer insulating film having at least charge storage layers and formed on bottom surfaces and both side surfaces of a plurality of trench portions respectively formed in portions between the plurality of active areas formed in a first direction, a plurality of gate electrodes filled in internal portions of the plurality of trench portions with the multi-layer insulating film, a plurality of first metal interconnections formed in a second direction and each functioning as a bit line or source line, and a plurality of first conductivity-type diffusion layer regions arranged in a staggered form in corresponding portions of the plurality of active areas which intersect with the plurality of first metal interconnections. The device further includes a plurality of connection contacts form to respectively connect the plurality of first conductivity-type diffusion layer regions to the plurality of first metal interconnections.Type: GrantFiled: June 1, 2009Date of Patent: January 10, 2012Assignee: Kabushiki Kaisha ToshibaInventor: Akira Umezawa
-
Publication number: 20120001253Abstract: Memory devices, methods for fabricating, and methods for adjusting flatband voltages are disclosed. In one such memory device, a pair of source/drain regions are formed in a semiconductor. A dielectric material is formed on the semiconductor between the pair of source/drain regions. A control gate is formed on the dielectric material. A charged species is introduced into the dielectric material. The charged species, e.g., mobile ions, has an energy barrier in a range of greater than about 0.5 eV to about 3.0 eV. A flatband voltage of the memory device can be adjusted by moving the charged species to different levels within the dielectric material, thus programming different states into the device.Type: ApplicationFiled: July 2, 2010Publication date: January 5, 2012Inventor: Roy Meade
-
Publication number: 20120001248Abstract: A memory cell is provided including a tunnel dielectric layer overlying a semiconductor substrate. The memory cell also includes a floating gate having a first portion overlying the tunnel dielectric layer and a second portion in the form of a nanorod extending from the first portion. In addition, a control gate layer is separated from the floating gate by an intergate dielectric layer.Type: ApplicationFiled: September 13, 2011Publication date: January 5, 2012Applicant: Micron Technology, Inc.Inventors: Gurtej S. Sandhu, D.V. Nirmal Ramaswamy
-
Publication number: 20120001247Abstract: Monolithic, three dimensional NAND strings include a semiconductor channel, at least one end portion of the semiconductor channel extending substantially perpendicular to a major surface of a substrate, a plurality of control gate electrodes having a strip shape extending substantially parallel to the major surface of the substrate, the blocking dielectric comprising a plurality of blocking dielectric segments, a plurality of discrete charge storage segments, and a tunnel dielectric located between each one of the plurality of the discrete charge storage segments and the semiconductor channel.Type: ApplicationFiled: June 30, 2010Publication date: January 5, 2012Applicant: SanDisk CorporationInventor: Johann Alsmeier
-
Publication number: 20120001249Abstract: Monolithic, three dimensional NAND strings include a semiconductor channel, at least one end portion of the semiconductor channel extending substantially perpendicular to a major surface of a substrate, a plurality of control gate electrodes having a strip shape extending substantially parallel to the major surface of the substrate, the blocking dielectric comprising a plurality of blocking dielectric segments, a plurality of discrete charge storage segments, and a tunnel dielectric located between each one of the plurality of the discrete charge storage segments and the semiconductor channel.Type: ApplicationFiled: June 30, 2010Publication date: January 5, 2012Applicant: SanDisk CorporationInventors: Johann Alsmeier, George Samachisa
-
Patent number: 8089114Abstract: A non-volatile memory device may include a semiconductor substrate and an isolation layer on the semiconductor substrate wherein the isolation layer defines an active region of the semiconductor substrate. A tunnel insulation layer may be provided on the active region of the semiconductor substrate, and a charge storage pattern may be provided on the tunnel insulation layer. An interface layer pattern may be provided on the charge storage pattern, and a blocking insulation pattern may be provided on the interface layer pattern. Moreover, the block insulation pattern may include a high-k dielectric material, and the interface layer pattern and the blocking insulation pattern may include different materials. A control gate electrode may be provided on the blocking insulating layer so that the blocking insulation pattern is between the interface layer pattern and the control gate electrode. Related methods are also discussed.Type: GrantFiled: November 6, 2008Date of Patent: January 3, 2012Assignee: Samsung Electronics Co., Ltd.Inventors: Ju-Hyung Kim, Sung-Il Chang, Chang-Seok Kang, Jung-Dal Choi
-
Publication number: 20110316069Abstract: According to one embodiment, a nonvolatile semiconductor memory device includes a memory unit and a non-memory unit. The memory unit includes a stacked structure including electrode films stacked in a first direction, and a interelectrode insulating film provided between the electrode films, a select gate electrode stacked with the stacked structure along the first direction, a semiconductor pillar piercing the stacked structure and the select gate electrode along the first direction and a pillar portion memory layer provided between the electrode films and the semiconductor pillar. The non-memory unit includes a dummy conductive film including a portion in a layer being identical to at least one of the electrode films, a dummy select gate electrode in a layer being identical to the select gate electrode, a first non-memory unit contact electrode electrically connected to the dummy conductive and a second non-memory unit contact electrode electrically connected to the dummy select gate.Type: ApplicationFiled: September 20, 2010Publication date: December 29, 2011Applicant: Kabushiki Kaisha ToshibaInventors: Hiroyasu TANAKA, Ryota KATSUMATA
-
Publication number: 20110316066Abstract: According to one embodiment, a semiconductor memory device includes a semiconductor substrate, a tunnel insulating film, a first electrode, an interelectrode insulating film and a second electrode. The tunnel insulating film is provided on the semiconductor substrate. The first electrode is provided on the tunnel insulating film. The interelectrode insulating film is provided on the first electrode. The second electrode is provided on the interelectrode insulating film. The interelectrode insulating film includes a stacked insulating layer, a charge storage layer and a block insulating layer. The charge storage layer is provided on the stacked insulating layer. The block insulating layer is provided on the charge storage layer. The stacked insulating layer includes a first insulating layer, a quantum effect layer and a second insulating layer. The quantum effect layer is provided on the first insulating layer. The second insulating layer is provided on the quantum effect layer.Type: ApplicationFiled: March 21, 2011Publication date: December 29, 2011Inventor: Masayuki TANAKA
-
Patent number: 8084791Abstract: In a non-volatile memory structure, the source/drain regions are surrounded by a nitrogen-doped region. As a result, an interface between the substrate and the charge trapping layer above the nitrogen-doped region is passivated by a plurality of nitrogen atoms. The nitrogen atoms can improve data retention, and performance of cycled non-volatile memory devices.Type: GrantFiled: November 16, 2009Date of Patent: December 27, 2011Assignee: Macronix International Co., Ltd.Inventor: Yen-Hao Shih
-
Patent number: 8084807Abstract: A multilayer body is formed by alternately stacking electrode films serving as control gates and dielectric films in a direction orthogonal to an upper surface of a silicon substrate. Trenches extending in the word line direction are formed in the multilayer body and a memory film is formed on an inner surface of the trench. Subsequently, a silicon body is buried inside the trench, and a charge storage film and the silicon body are divided in the word line direction to form silicon pillars. This simplifies the configuration of memory cells in the bit line direction, and hence can shorten the arrangement pitch of the silicon pillars, decreasing the area per memory cell.Type: GrantFiled: August 5, 2009Date of Patent: December 27, 2011Assignee: Kabushiki Kaisha ToshibaInventors: Megumi Ishiduki, Ryota Katsumata, Masaru Kidoh, Hiroyasu Tanaka, Yosuke Komori, Masaru Kito, Yoshiaki Fukuzumi, Hideaki Aochi
-
Publication number: 20110309431Abstract: According to one embodiment, a nonvolatile semiconductor memory device includes a stacked structure, a select gate electrode, a semiconductor pillar, a memory layer, and a select gate insulating film. The stacked structure includes a plurality of electrode films stacked in a first direction and an interelectrode insulating film provided between the electrode films. The select gate electrode is stacked with the stacked structure along the first direction and includes a plurality of select gate conductive films stacked in the first direction and an inter-select gate conductive film insulating film provided between the select gate conductive films. The semiconductor pillar pierces the stacked structure and the select gate electrode in the first direction. The memory layer is provided between the electrode films and the semiconductor pillar. The select gate insulating film is provided between the select gate conductive films and the semiconductor pillar.Type: ApplicationFiled: September 16, 2010Publication date: December 22, 2011Applicant: KABUSHIKI KAISHA TOSHIBAInventors: Masaru KIDOH, Yoshiaki Fukuzumi
-
Publication number: 20110309434Abstract: A nonvolatile memory device and a manufacturing method thereof are provided. The manufacturing method includes the following steps. First, a substrate is provided. Then, a tunneling dielectric layer is formed on the substrate, and a dummy gate is form on the tunneling dielectric layer. Subsequently, an interlayer dielectric layer is formed around the dummy gate, and the dummy gate is removed to form an opening. Following that, a charge storage layer is formed on the inner side wall of the opening, and the charge storage layer covers the tunneling dielectric layer. Moreover, an inter-gate dielectric layer is formed on the charge storage layer, and a metal gate is formed on the inter-gate dielectric layer. Accordingly, a stacked gate structure of the nonvolatile memory device includes the tunneling dielectric layer, the charge storage layer, the inter-gate dielectric layer, and the metal gate.Type: ApplicationFiled: June 18, 2010Publication date: December 22, 2011Inventors: Chih-Jen Huang, Chien-Hung Chen
-
Publication number: 20110309433Abstract: Disclosed is a semiconductor device with a resistor pattern and methods of fabricating the same. Embodiments of the present invention provide a method of fabricating a resistor pattern having high sheet resistance by using a polycide layer for a gate electrode in a semiconductor device with the resistor pattern. Embodiments of the invention also provide a semiconductor device with a resistor pattern that is formed narrower than the minimum line width that can be defined in a photolithographic process so that sheet resistance thereof increases, and a method of fabricating the same.Type: ApplicationFiled: September 1, 2011Publication date: December 22, 2011Inventor: Yoo-Cheol Shin
-
Publication number: 20110309432Abstract: According to one embodiment, a nonvolatile semiconductor memory device includes a stacked body including electrode films stacked in a first direction; a conductive pillar piercing the stacked body in the first direction; a inner insulating film; a semiconductor pillar; an intermediate insulating film; a memory layer; and an outer insulating film. The inner insulating film, the semiconductor pillar, the intermediate insulating film, the memory layer and the outer insulating film are provided between the conductive pillar and the electrode films. The inner insulating film is provided around a side face of the conductive pillar. The semiconductor pillar is provided around a side face of the inner insulating film. The intermediate insulating film is provided around a side face of the semiconductor pillar. The memory layer is provided around a side face of the intermediate insulating film. The outer insulating film is provided around a side face of the memory layer.Type: ApplicationFiled: December 29, 2010Publication date: December 22, 2011Applicant: KABUSHIKI KAISHA TOSHIBAInventors: Takamitsu ISHIHARA, Hideaki Aochi
-
Patent number: 8081515Abstract: The MONOS vertical memory cell of the present invention allow miniaturization of the memory cell area. The two embodiments of split gate and single gate provide for efficient program and erase modes as well as preventing read disturb in the read mode.Type: GrantFiled: April 6, 2009Date of Patent: December 20, 2011Assignee: TromInventor: Kimihiro Satoh
-
Patent number: 8080844Abstract: A semiconductor device suppresses short-circuit failure between a selection gate electrode and a control gate electrode while shortening the distance between the upper portions of the selection gate electrode and the control gate electrode. The device includes an impurity region formed on both sides of a channel region of a semiconductor substrate; a selection gate electrode on the channel region via a gate insulating film; a control gate electrode in the shape of sidewall via a gate isolation insulating film on both side surfaces of the selection gate electrode and on the surface of the channel region; a protective insulating film covering the sidewall of the control gate electrode; and a silicide layer on the selection gate electrode. The protective insulating film is a two-layer structure of a silicon nitride film covering the sidewall of the control gate electrode and a silicon oxide film covering the silicon nitride film.Type: GrantFiled: December 16, 2009Date of Patent: December 20, 2011Assignee: Renesas Electronics CorporationInventor: Masaharu Satou
-
Publication number: 20110303969Abstract: According to one embodiment, a semiconductor memory device with memory cells each composed of a vertical transistor, comprises a silicon layer formed into a columnar shape on a silicon substrate, a gate insulating film part in which a tunnel insulating film, a charge storage layer, and a block insulating film are formed to surround the sidewall surface of the silicon layer, and a stacked structure part formed to surround the sidewall surface of the gate insulating film part and in which a plurality of interlayer insulating films and a plurality of control gate electrode layers are stacked alternately. The silicon layer, gate insulating film part, and control gate electrode layer constitute the vertical transistor. The charge storage layer has a region lower in trap level than a region facing the control gate electrode layer between the vertical transistors.Type: ApplicationFiled: March 21, 2011Publication date: December 15, 2011Inventors: Tetsuya KAI, Yoshio Ozawa, Ryota Fujitsuka, Yoshitaka Tsunashima
-
Publication number: 20110303971Abstract: A method for manufacturing a three-dimensional semiconductor memory includes forming a plurality of stacked structures disposed on a substrate to be spaced apart from each other, each of the stacked structures including a plurality of dielectric patterns and a plurality of polysilicon patterns alternately stacked, forming a metal layer to cover sidewalls of the stacked structures and a top surface of the substrate exposed between the stacked structures, and forming stacked gate electrodes on the substrate and a conductive line in the substrate by performing a silicidation process between the metal layer and each of the polysilicon patterns and the substrate.Type: ApplicationFiled: June 10, 2011Publication date: December 15, 2011Inventors: Changwon Lee, Kihyun Hwang, Hanmei Choi, Sun Woo Lee, Junkyu Yang, Sunggil Kim, Jeonggil Lee, Seon-Ho Jo