Output Switching Noise Reduction Patents (Class 326/26)
-
Patent number: 7233165Abstract: A differential output driver capable for selectively switching from an emphasis mode, a non-emphasis mode, and an idle state uses one pull-up device and two pull-down devices per output lead. The pull-up device is preferably always activated, and one or the other or both or neither of the pull-down devices are selectively activated to provide a desired behavior. Neither pull-down device is strong enough to singularly overcome the pull-up device and fully pull down an output lead to an emphasis logic low level. One of the pull-down devices is singularly strong enough to bring an output lead to a non-emphasis logic low level, which is higher than an emphasis logic low level. The other pull-down device is singularly strong enough to pull an output line from an emphasis logic high level to a non-emphasis logic high level. Working together, however, both devices can pull-down an output lead to an emphasis logic low level.Type: GrantFiled: March 31, 2005Date of Patent: June 19, 2007Assignee: Seiko Epson CorporationInventor: George Jordy
-
Patent number: 7230455Abstract: A family of logic circuits, called gated diode logic circuits, is disclosed wherein small amplitude signals, typically a fraction of the supply voltage, can be sensed and amplified by applying a small amplitude signal to a gate of a gated diode in a sampling mode and changing a voltage of a source of the gated diode in an evaluation mode. One or more isolation devices may be connected between each small amplitude signal and a gate of the gated diode, wherein the isolation device passes the small amplitude signal to the gate of the gated diode in the sampling mode, and isolates the small amplitude signal from the gate in the evaluation mode for amplification and performing fast logic operations (logic functions). The disclosed gated diode logic circuits overcome the Vt variation problem in FETs by detecting and amplifying the small logic signals utilizing gated diodes that have relatively low Vt variation.Type: GrantFiled: February 28, 2005Date of Patent: June 12, 2007Assignee: International Business Machines CorporationInventor: Wing Kin Luk
-
Patent number: 7224179Abstract: The present invention relates to an apparatus for adjusting a slew rate of a data signal outputted by a signal from an external circuit in a semiconductor memory device and a method therefor. The apparatus includes: a slew rate control signal generation block for outputting a plurality of slew rate control signals through combining control codes inputted from the external circuit in response to a command signal; and a data buffer for adjusting a slew rate of a data signal inputted by using the slew rate control signals.Type: GrantFiled: December 17, 2004Date of Patent: May 29, 2007Assignee: Hynix Semiconductor, Inc.Inventor: Yong-Ki Kim
-
Patent number: 7224188Abstract: A bus communication system contains a pair of communication conductors and a driver. The driver contains a plurality of pairs of controlled current source circuit, each pair comprising current source circuits of a first and second, mutually opposite polarity, and a control circuit for matching currents drawn by the current sources in each pair. The current source circuit of the first polarity have outputs coupled to a first one of the communication conductors, the current source circuits of the second polarity have outputs coupled to a second one of the communication conductors. A delay line is provided, with taps coupled to control inputs of the current sources of the first and second polarity, so that the pairs are switched on successively with mutual delays between successive pairs, as determined by the delay line.Type: GrantFiled: May 12, 2004Date of Patent: May 29, 2007Assignee: NXP B. V.Inventors: Ruurd Anne Visser, Cecilius Gerardus Kwakernaat, Cornelis Klaas Waardenburg
-
Patent number: 7224180Abstract: A method for maintaining signal integrity of a differential output signal generated from a differential driver is disclosed. The method includes receiving the differential output signal from the differential driver. Once received, the method includes tuning the differential output signal by exposing the differential output signal to an inductance. The inductance is configured to reduce signal mismatch between complementary signals of the differential output signal. The signal mismatch is a result of having each of the complementary signals exposed to different capacitive loading. A device and system is also provided, which include integrating an inductor between the output leads of a differential driver. The inductor is sized for the particular frequency of operation, and the inductor provides an inductance that assists in eliminating mismatch between the complementary signals of the differential output.Type: GrantFiled: November 18, 2004Date of Patent: May 29, 2007Assignee: Seiko Epson CorporationInventors: Michael Hargrove, David Meltzer
-
Patent number: 7221182Abstract: The open-drain type output buffer includes a first driver and at least one of (1) at least one secondary driver and (2) at least one tertiary driver. The first driver selectively pulls an output node towards a low voltage based on input data. The secondary and tertiary drivers have first and second states. Each secondary and tertiary driver pulls the output node towards the low voltage when in the first state, and does not pull the output node towards the low voltage in the second state. A control circuit, when a secondary driver is included, controls the secondary driver such that the secondary driver is in the first state when it has been determined that at least two consecutive high voltage output data have been generated. The control circuit, when a tertiary driver is included, controls the tertiary driver such that the tertiary driver is in the second state when it has been determined that at least two consecutive low voltage output data have been generated.Type: GrantFiled: September 13, 2004Date of Patent: May 22, 2007Assignee: Samsung Electronics Co., Ltd.Inventor: Jung-Hwan Choi
-
Semiconductor integrated circuit device and differential small-amplitude data transmission apparatus
Patent number: 7218150Abstract: An output driving circuit has a first and second differential output nodes connected to a first and second external output terminals, respectively. A capacitance connection circuit is connected between the first and second differential output nodes. The capacitance connection circuit connects a capacitance between the first and second differential output nodes. The capacitance connection circuit then adjusts the value of the capacitance in accordance with a control signal.Type: GrantFiled: June 22, 2004Date of Patent: May 15, 2007Assignee: Kabushiki Kaisha ToshibaInventors: Nobutaka Kitagawa, Isamu Satoh -
Patent number: 7218135Abstract: An integrated circuit device includes functional logic, an anti-noise machine, and state monitoring points providing the anti-noise machine with an interface to the functional logic for monitoring states of the functional logic. The anti-noise machine includes indicia defining noise precursor states for the functional logic, and recognition logic coupled to the state monitoring points. The anti-noise machine is operable to generate anti-noise responsive to the recognition logic detecting in the functional logic noise precursor states matching the indicia.Type: GrantFiled: September 30, 2005Date of Patent: May 15, 2007Assignee: International Business Machines CorporationInventors: Igor Arsovski, Hayden C. Cranford, Jr., Joseph A. Iadanza, Sebastian T. Ventrone
-
Patent number: 7208974Abstract: Circuits and methods are provided for producing a rail-to-rail output voltage. A circuit includes a level shifter, a source follower, and a current compensation circuit. The level shifter receives an input signal and applies a compensation voltage to the input signal relative to a voltage level of the input signal in steady-state. The source follower produces an output signal and, responsive to variations in the voltage level of the input signal, changes the voltage level of the output signal using a biasing current. The current compensation circuit, responsive to a difference between the voltage levels of the input and output signals, varies an amount of the biasing current.Type: GrantFiled: May 31, 2005Date of Patent: April 24, 2007Assignee: Marvell International Ltd.Inventor: Siew Yong Chui
-
Patent number: 7208972Abstract: Two or more integrated circuit (IC) chips are separated by a significant distance relative to their communication frequency such that pseudo-differential signaling is used to improve signal detection. A derived reference voltage is generated that tracks the variations of the driver and receiver side power supply variations that normally reduce noise margins. The derived reference voltage is filtered to reduce high frequency response and coupled as the reference to differential receivers used to detect the logic levels of the communication signals.Type: GrantFiled: May 13, 2004Date of Patent: April 24, 2007Assignee: International Business Machines CorporationInventors: Daniel M. Dreps, Anand Haridass, Bao G. Truong
-
Patent number: 7205786Abstract: A programmable output buffer providing variable drive strength and slew rate for a given noise limit that includes a driver stage that generates the output of the buffer and a plurality of selectively enabled switching elements, at least a predriver stage providing a plurality of selectable switching elements that enables the selected drive stage switching elements, and a selection means that enables the required predriver switching elements in the desired sequence to provide the desired drive strength and slew rate.Type: GrantFiled: April 26, 2004Date of Patent: April 17, 2007Assignee: STMicroelectronics Pvt. Ltd.Inventor: Adeel Ahmad
-
Patent number: 7203789Abstract: An architecture for computing includes nanometer scale crossbar switches configured to perform a logical function in response to a sequence of pulses that encode logic values in the nanometer scale crossbar switches as impedances.Type: GrantFiled: May 10, 2004Date of Patent: April 10, 2007Assignee: Hewlett-Packard Development Company, L.P.Inventor: Gregory Stuart Snider
-
Patent number: 7199612Abstract: Systems and methods are disclosed for reducing or eliminating hot carrier injection stress in circuits. In one embodiment, the present invention relates to an integrated circuit comprising an IO PAD, an output circuit coupled to at least the IO PAD and a stress circuit. The stress circuit is coupled to at least the output circuit and is adapted to limit a high voltage across the output circuit when the output circuit is enabled, thereby reducing stress on the output circuit. In one embodiment, the stress circuit comprises at least one transistor device (a p-channel device or two stacked p-channel devices, for example) and the output circuit comprises a transistor device (an n-channel device or two stacked n-channel devices).Type: GrantFiled: July 1, 2003Date of Patent: April 3, 2007Assignee: Broadcom CorporationInventors: Kent Oertle, Robert Elio, Duncan McFarland, Darrin Benzer
-
Patent number: 7199615Abstract: A signaling system having an equalizing transmitter and equalizing receiver. The equalizing transmitter transmits a signal to a receive circuit. A first sampling circuit within the equalizing receiver samples the signal to determine whether the signal exceeds a first threshold, and a second sampling circuit within the equalizing receiver samples the signal to determine whether the signal exceeds a second threshold. A drive strength of the equalizing transmitter and a drive strength of an equalizing signal driver within the equalizer are adjusted based, at least in part, on whether the first signal exceeds the first and second thresholds.Type: GrantFiled: March 21, 2006Date of Patent: April 3, 2007Assignee: Rambus Inc.Inventors: Vladimir M. Stojanovic, Andrew Ho, Anthony Bessios, Fred F. Chen, Elad Alon, Mark A. Horowitz
-
Patent number: 7199605Abstract: An apparatus is described having a feedback loop. The feedback loop has an output that approaches a steady state as a data line voltage approaches a reference voltage. The apparatus also includes a driving transistor that drives the data line. The driving transistor has an output impedance that is controlled by the feedback loop output, the feedback loop output keeps the driving transistor output impedance within a high output impedance region when the feedback loop output reaches the steady state.Type: GrantFiled: June 1, 2005Date of Patent: April 3, 2007Assignee: Rambus Inc.Inventors: Leung Yu, Roxanne T. Vu, Benedict C. Lau, Huy M. Nguyen, James A. Gasbarro
-
Patent number: 7196549Abstract: In one embodiment, a differential transistor pair of an ECL differential amplifier is formed on two different semiconductor die.Type: GrantFiled: December 13, 2004Date of Patent: March 27, 2007Assignee: Semiconductor Components Industries, L.L.C.Inventor: Ira E. Baskett
-
Patent number: 7196540Abstract: A semiconductor device is easy for high accuracy impedance matching against differences in impedance of a transmission line and a package wire. A semiconductor chip having external output buffers and a packaging circuit are included. Each external output buffer has a first output portion whose internal impedance is adjusted commonly with other external output buffers in accordance with impedance control data and a second output portion whose internal impedance is adjusted independently of other external output buffers. Both of the first and second output portions are connected in parallel to a common output terminal. Common adjustment by the first output portion can cope with impedance of the transmission line and individual adjustment by the second output portion can cope with a difference of package wires.Type: GrantFiled: November 9, 2004Date of Patent: March 27, 2007Assignee: Renesas Technology Corp.Inventor: Hiroki Ueno
-
Patent number: 7196548Abstract: A single ended current sensed bus with novel static power free receiver circuit is described herein. In one embodiment, a receiver circuit example includes a latch circuit to latch values for a first output and a second output during an evaluation phase in response to an input, a pre-charge circuit coupled to the latch circuit to pre-charge the latch circuit during a pre-charge phase, and a static power dissipation blocking (SPDB) circuit coupled to the pre-charge circuit and the latch circuit to substantially block static power from being dissipated during the pre-charge phase. Other methods and apparatuses are also described.Type: GrantFiled: August 25, 2004Date of Patent: March 27, 2007Assignee: Intel CorporationInventors: Mark A. Anders, Atul Maheshwari, Ram Krishnamurthy
-
Patent number: 7193430Abstract: There is provided a semiconductor integrated circuit device with a filer circuit serving for eliminating a glitch contained in a logic signal supplied to the device, wherein the filter circuit includes: a first delay circuit activated within a certain period after each rising edge timing of input logic signals to delay the rising edge; a second delay circuit activated within a certain period after each falling edge timing of the input logic signals to delay the falling edge; and an output driver controlled by outputs of the first and second delay circuits to output delayed logic signals to an output node in response to the input logic signals.Type: GrantFiled: June 14, 2004Date of Patent: March 20, 2007Assignee: Kabushiki Kaisha ToshibaInventor: Kouichi Ookawa
-
Patent number: 7193429Abstract: Data is serially transferred from an IC1 to an IC2 through a plurality of data transmission paths. Elastic buffers are connected to the plurality of signal paths corresponding the plurality of data transmission paths. A skew adjustment circuit cancels a skew of data strings generated between the plurality of signal paths by a synchronizing process in the elastic buffer. Cancellation of a skew is executed on the basis of a buffer status and a control signal representing process contents in the elastic buffer. A skew generated between the plurality of signal paths of the system having the elastic buffer is canceled.Type: GrantFiled: January 29, 2004Date of Patent: March 20, 2007Assignee: Kabushiki Kaisha ToshibaInventor: Ken Okuyama
-
Patent number: 7183804Abstract: To output a digital signal in particular according to the LVDS (low voltage differential signalling) standard, a driver stage is supplied with a constant current and thus supplies the digital signal in the form of a current signal with defined current values. As a result of line capacitances of a transmission line, because of the current limited according to the standard the edge steepness and hence the maximum transmittable bit rate can deteriorate. According to the invention, therefore, at least essentially in synchronization with a triggering of the driver stage, at least one current increase signal is generated which via a capacitor causes an additional current increase in the output current of the driver stage. Preferably, the current increase signal via the respective capacitor is switched directly to an output of the driver stage. By using a capacitor, with very little expenditure a limited current pulse can be switched in a temporally targeted manner on the switching processes of the driver stage.Type: GrantFiled: November 26, 2003Date of Patent: February 27, 2007Assignee: Infineon Technologies AGInventors: Henrik Icking, Manfred Mauthe
-
Patent number: 7183793Abstract: Systems are provided for reducing electromagnetic emissions from a controller area network transceiver. A driver circuit is operative to transmit communications across an associated bus. A static driver replica circuit approximates a common-mode voltage associated with a dominant state associated with the bus. A receiver attenuator bias circuit forces a common-mode voltage associated with the driver circuit to be equal to the approximated dominant state common-mode voltage during a recessive state associated with the bus.Type: GrantFiled: January 28, 2005Date of Patent: February 27, 2007Assignee: Texas Instruments IncorporatedInventors: Ricky Dale Jordanger, Anthony Sepehr Partow
-
Patent number: 7180326Abstract: A noise elimination circuit sets a certain time period for eliminating noise occurring immediately after a change in the logic level of an input signal by a delay time of a first delay buffer. It also adjusts the timing of switching by delay times of second and third delay buffers. The noise elimination circuit thereby blocks the input signal for a certain period of time immediately after the change in the logic level of the input signal to keep a switching signal by a latch circuit or transmit only the same logic level as the input signal to an output.Type: GrantFiled: November 30, 2004Date of Patent: February 20, 2007Assignee: NEC Electronics CorporationInventor: Masayasu Komyo
-
Patent number: 7176721Abstract: In a data-precessing receiver, a sampling circuit generates a plurality of samples of an incoming signal and stores the plurality of samples one after another in a first storage buffer. A first subset of the plurality of samples are transferred from the first storage buffer to a decoder circuit in response to each assertion of a first control signal, and a second subset of the plurality of samples are transferred from the first storage buffer to a tap weight update circuit in response to each assertion of a second control signal, the second strobe signal being asserted asynchronously with respect to the first control signal. The tap weight update circuit generates a plurality of updated tap weights based, at least in part, on the second subset of the plurality of samples.Type: GrantFiled: December 24, 2004Date of Patent: February 13, 2007Assignee: Rambus Inc.Inventors: Andrew Ho, Vladimir M. Stojanovic
-
Patent number: 7170318Abstract: An impedance controller includes a current mirror section to generate an impedance current. At least one detector includes a transistor array and an impedance corresponding to the impedance current, the at least one detector operating responsive to a code generator. And an at least one code generator generates a first code to adjust a gate voltage of the transistor array by comparing an output of the at least one detector to a reference voltage and generates a second code to adjust a size of the transistor array by comparing the output from the at least one detector to the reference voltage.Type: GrantFiled: January 6, 2005Date of Patent: January 30, 2007Assignee: Samsung Electronics Co., Ltd.Inventors: Tae-Hyoung Kim, Nam-Seog Kim, Uk-Rae Cho
-
Patent number: 7170438Abstract: In one embodiment, a decision feedback equalizer helps mitigate intersymbol interference in a bi-directional signaling environment. In the particular embodiment, the decision feedback equalizer includes a voltage-to-current converter to source a received differential current to first and second node, a latch to provide logic signal when comparing currents sourced to the first and second nodes, a memory unit to store the logic signals, and a mapping circuit to source first and second feedback currents to the first and second nodes. This embodiment further includes a transmitter to transmit data over a transmission line during receiving, and a digital-to-analog converter to provide a differential current to the first and second nodes to substantially cancel that part of the received differential currents contributed by the transmitter.Type: GrantFiled: September 8, 2004Date of Patent: January 30, 2007Assignee: Intel CorporationInventors: James E. Jaussi, Bryan K. Casper
-
Patent number: 7170312Abstract: Systems and methods for reducing variations in the timing of signal transitions which may result from interference with neighboring signal lines by adjusting the drivability of in-line buffers based upon the hostile/friendly condition of the neighboring lines. In one embodiment, a first inverter includes selectable current paths between the buffer output and Vdd/ground. A higher current is selected for one path and a lower current is selected for the other path so that the buffer output will be pulled more strongly in the direction (Vdd/ground) to which the neighboring signals may be hostile. In one embodiment, each selectable current path includes a plurality of parallel transistors, one of which is always switched on and the others of which are switched on or off according to the friendly/hostile states of the neighboring signals.Type: GrantFiled: December 20, 2004Date of Patent: January 30, 2007Assignee: Kabushiki Kaisha ToshibaInventor: Atsushi Kawasumi
-
Patent number: 7167019Abstract: The invention relates to a method and a device for transmission with reduced crosstalk in interconnections used for sending a plurality of signals, such as the interconnections made with flat multiconductor cables, or with the tracks of a printed circuit board, or inside an integrated circuit. An interconnection with four parallel transmission conductors plus a reference conductor has each of its ends connected to a termination circuit. The transmitting circuit receives at its input the signals of the four channels of the source and its output terminals are connected to the conductors of the interconnection. The receiving circuit's input terminals are connected to the conductors of the interconnection, and its four output channels are connected to the destination. The signals of the four channels of the source are sent to the four channels of the destination, without noticeable crosstalk.Type: GrantFiled: December 24, 2003Date of Patent: January 23, 2007Assignee: Rambus Inc.Inventors: Frederic Broyde, Evelyne Clavelier
-
Patent number: 7167018Abstract: Circuits, architectures, a system and methods for protecting against overvoltages in a high-speed differential signal or circuit. The circuit generally includes (a) a differential signal transmission line, (b) a common mode circuit coupled to and configured to reduce a swing of the differential signal transmission line, and (c) an overvoltage protection circuit coupled to the common mode circuit, wherein the common mode circuit is electrically interposed between the overvoltage protection circuit and the differential signal transmission line. The architectures and/or systems generally include an integrated circuit that embodies one or more of the inventive concepts disclosed herein. The method generally includes shunting the overvoltage to a ground potential through the termination circuit when the differential circuit receives the overvoltage, but otherwise processing the differential signal through circuitry coupled to the differential circuit.Type: GrantFiled: February 13, 2006Date of Patent: January 23, 2007Assignee: Marvell International Ltd.Inventors: Lei Wu, Yonghua Song
-
Patent number: 7164287Abstract: The present invention provides a semiconductor device that can shorten the initialization cycle of impedance matching of interface buffers and reduce as much as possible affects on other circuits at the time of fine control thereafter. The semiconductor device (1) includes interface buffers (18a to 18c) whose internal impedances are controlled by impedance control data and an impedance control circuit (35) that generates the impedance control data. The impedance control circuit includes a first impedance control mode that initially generates the impedance control data by a binary search and comparison operation resulting from predetermined impedance control steps and sets the impedance control data in the interface buffers, and a second impedance control mode that updates the impedance control data set in the interface buffers by a sequential comparison operation resulting from the predetermined impedance control steps.Type: GrantFiled: October 21, 2004Date of Patent: January 16, 2007Assignee: Renesas Technology Corp.Inventor: Hiroki Ueno
-
Patent number: 7164299Abstract: An output buffer circuit having a so-called pre-emphasis function of emphasizing a signal waveform in data transmission in an information processing device or the like according to an attenuation of a transmission line, includes a first buffer which receives input of an input signal which gives a logical value of a signal to drive the transmission line and a second buffer which drives the transmission line in cooperation with the first buffer, thereby cutting off, at the time of de-pre-emphasis when the pre-emphasis function is disabled, current flowing through the second buffer.Type: GrantFiled: January 16, 2004Date of Patent: January 16, 2007Assignee: NEC CorporationInventor: Takaaki Nedachi
-
Patent number: 7161377Abstract: The invention relates to bus type connection systems, in particular those for wiring backplanes of electronic systems, when the bus comprises connectors distributed in an irregular manner. It consists in selecting segments (D1, D2) over which the intervals (d1, d2) between the connectors are substantially constant. The structure of all the segments except one is then modified to make the effective impedance of the modified segments coincide with that of the unmodified segment. It produces a bus that is fully matched from end to end and able to operate at a very high frequency with a slight reduction of its propagation constant.Type: GrantFiled: September 24, 2004Date of Patent: January 9, 2007Assignee: AlcatelInventor: SĂ©bastien Guillaume
-
Patent number: 7161378Abstract: A semiconductor memory device having a data input/output pad connected to a data input node includes: an on die termination resistor one end of which is connected to the data input node; and a switch one end of which is connected to the other end of the on die termination resistor for connecting/disconnecting the on die termination resistor with an on die termination voltage.Type: GrantFiled: January 5, 2005Date of Patent: January 9, 2007Assignee: Hynix Semiconductor, Inc.Inventors: Hee-Bok Kang, Jin-Hong Ahn
-
Patent number: 7151392Abstract: The present invention relates to an output driver circuit for a semiconductor memory device, in particular, a memory device using a DDR II concept or a concept similar thereto, which can reduce a variation in the slew rate of an output driver thereof between maximum and minimum values, while satisfying requirements of characteristics associated with slew rate.Type: GrantFiled: October 29, 2004Date of Patent: December 19, 2006Assignee: Hynix Semiconductor Inc.Inventor: Sang Hee Lee
-
Patent number: 7149271Abstract: A driver circuit 10 comprising a driver unit 30 and a driver control unit 20 for controlling a driver by comparing present data of an input signal with previous data, wherein the driver unit 30 includes a plurality of parallel drivers, and the driver control unit 20 compares the present data of the input signal with data one cycle back and, if they are not identical, causes the plurality of parallel drivers to operate, thereby increasing the driving power of the driver. The driver control unit 20 further compares the present data with data two cycles back and, if they are identical, can reduce the factor by which to increase the driving power by not causing a selected one or ones of the plurality of parallel drivers to operate.Type: GrantFiled: September 21, 2004Date of Patent: December 12, 2006Assignee: Fujitsu LimitedInventors: Jun Yamada, Yutaka Mori
-
Patent number: 7148725Abstract: A pre-driver 102 has a data signal input 110 to receive a data signal, a pair of voltage inputs 103,107 to receive supply voltages, and a data output 135 to provide an output voltage. A voltage clamp 130 is connected between a predetermined one of the voltage inputs 103, 107 and the data output 135 to clamp the output voltage with respect to the predetermined supply voltage. Other embodiments and methods are also described and claimed.Type: GrantFiled: June 4, 2004Date of Patent: December 12, 2006Assignee: Intel CorporationInventors: Hong H. Chan, Jeffrey E. Smith
-
Patent number: 7148721Abstract: A semiconductor integrated circuit device is connected to an external reference resistor, including an impedance control circuit for generating impedance control codes variable with impedances established by the external reference resistor. An input circuit receives an external signal through an input transfer line and forwards the external signal to an internal circuit. A termination circuit terminates the input transfer line in response to at least one of the impedance control code. An output circuit drives an output transfer line in accordance with an output signal. Impedance is variable with the control codes.Type: GrantFiled: August 5, 2004Date of Patent: December 12, 2006Assignee: Samsung Electronics Co., Ltd.Inventor: Youn-Sik Park
-
Patent number: 7142005Abstract: According to one example embodiment, a buffer, e.g., in a clock/signal distribution apparatus is provided that substantially reduces jitter due to power supply noise. Decoupler and input stage isolates load from the top rail power supply (VDD). In a more particular embodiment, jitter contributions from the bottom rail power supply (VSS) can be minimized by cross-coupled load devices within load. Substantial independence from process and temperature is facilitated through the use of current bias, such as Proportional to Absolute Temperature (PTAT) current bias.Type: GrantFiled: November 26, 2003Date of Patent: November 28, 2006Assignee: Xilinx, Inc.Inventor: Michael J. Gaboury
-
Patent number: 7138823Abstract: An apparatus and method providing independent control of on-die termination (ODT) of output buffers. The ODTs for the buffer circuits of an input/output (I/O) buffer can be enabled and disabled in response to an ODT control signal. Additionally, the ODTs for a first set of the buffer circuits can be enabled and disabled responsive to the ODT control signal and the ODT for at least one of a second set of the buffer circuits is disabled.Type: GrantFiled: January 20, 2005Date of Patent: November 21, 2006Assignee: Micron Technology, Inc.Inventors: Jeff Janzen, Wen Li
-
Patent number: 7138855Abstract: There is provided a circuit arrangement for switching a current on and off without overcurrent. The circuit arrangement includes a current source, a load associated with the current source, a switching transistor for switching the current source on and off, where the switching transistor has a parasitic capacitance between a control electrode and a first output electrode, and a shorting device between the control electrode and the first output electrode of the switching transistor for switching off the current source. The current can be used, for example, to drive a laser diode.Type: GrantFiled: January 18, 2002Date of Patent: November 21, 2006Assignee: Schott AGInventors: Manfred Herz, Alvaro Pineda Garcia
-
Patent number: 7129737Abstract: In a method for avoiding transients during switching processes in integrated circuits, a module of the integrated circuit is switched from a first operating state to a second operating state, a load change occurring thereby. In this case, it is ensured that the occurring quotient of load change and time duration for the transition from the first operating state to the second operating state does not exceed a predetermined limit value, thereby reducing or avoiding transients associated with such switching.Type: GrantFiled: October 18, 2002Date of Patent: October 31, 2006Assignee: Infineon Technologies AGInventors: Ulrich Boetzel, Frank Gersemsky, Markus Hammes, Christian Kranz, RĂ¼diger Lorenz, AndrĂ© Neubauer, Bernd Schmandt, Michael Warmers
-
Patent number: 7129746Abstract: An integrated circuit includes a plurality of inputs, a plurality of output pads, a programmable logic block, an analog circuit block, an analog-to-digital converter programmably coupleable to individual analog circuits in the analog circuit block, and an interconnect architecture programmably coupling selected ones of the plurality of inputs, the plurality of outputs, the programmable logic block, the analog circuit block, and the analog-to-digital converter. At least one of the inputs may be programmably configured as one of a digital input programmably coupleable to elements in the programmable logic block or as an analog input to an analog circuit in the analog circuit block.Type: GrantFiled: June 25, 2004Date of Patent: October 31, 2006Assignee: Actel CorporationInventors: Rabindranath Balasubramanian, Limin Zhu, Theodore Speers, Gregory Bakker
-
Patent number: 7123046Abstract: Offsets and timing skews in data signals captured in a data receiver are reduced by adaptively adjusting a transition threshold of the data receiver. A data corrector provides a set of adjustment vectors for adjusting the transition threshold of the data receiver. The data corrector uses differential clock signals and a reference voltage to generate the set of adjustment vectors to be provided to the data receivers. The data receiver is an improved receiver incorporating a trip point adjustor that receives the set of adjustment vectors from the data corrector to adjust its trip point relative to the reference voltage.Type: GrantFiled: February 13, 2002Date of Patent: October 17, 2006Assignee: Micron Technology, INCInventor: Brent Keeth
-
Patent number: 7123047Abstract: A dynamic on-die termination circuit for a read-only node is disclosed herein.Type: GrantFiled: August 18, 2004Date of Patent: October 17, 2006Assignee: Intel CorporationInventor: Kok Leng Lim
-
Patent number: 7116126Abstract: A method of transmitting adjacent signals is disclosed. Sensing is performed on signals in the group and adjacent signals are either switched or delayed if the adjacent signals are switching at the same time. The method is used in networks where coupling and capacitance effects are possible.Type: GrantFiled: October 16, 2001Date of Patent: October 3, 2006Assignee: Sun Microsystems, Inc.Inventors: Nayon Tomsio, Harsh D. Sharma
-
Patent number: 7116127Abstract: A circuit with fuses and a semiconductor device having the same circuit include a first switch connected to a power supply voltage or a signal input terminal and turned on in response to a first pulse signal, a second switch connected to a ground voltage and turned on in response to a second pulse signal, a fuse connected between the first switch and the second switch, and a signal generating circuit for producing the first and second pulse signals. The first pulse signal turns off the first switch before the second pulse signal turns on the second switch and the first pulse signal turns on the first switch after the second pulse signal turns off the second switch.Type: GrantFiled: August 13, 2003Date of Patent: October 3, 2006Assignee: Samsung Electronics Co., Ltd.Inventors: Young-Hee Jung, Sang-Seok Kang
-
Patent number: 7113000Abstract: An integrated circuit is configured as a selected one of a terminated and a non-terminated bus agent for terminating a bus signal line. Reference level selection logic selects one of a first and a distinct second reference level as a selected level. The integrated circuit compares the bus signal line with the selected level to determine the state of the bus signal line.Type: GrantFiled: December 10, 2003Date of Patent: September 26, 2006Assignee: Hewlett-Packard Development Company, L.P.Inventor: Barry J. Arnold
-
Patent number: 7109743Abstract: Programmable logic device integrated circuitry having differential I/O circuitry is provided. The differential I/O circuitry may include output drivers for providing differential digital output data signals across pairs of output lines. A user may program the I/O circuitry to accommodate different high-speed differential I/O signaling standards. The user may also program the I/O circuitry to provide a desired amount of preemphasis to the output data signals.Type: GrantFiled: June 7, 2005Date of Patent: September 19, 2006Assignee: Altera CorporationInventors: Sergey Y Shumarayev, Thomas H White, Rakesh H Patel, Wilson Wong
-
Patent number: 7109744Abstract: Various embodiments for implementing circuits and systems with highly flexible interface circuitry that is capable of realizing programmable on-chip termination and DC level control. A number of techniques use existing I/O resources to implement programmable on-chip termination and DC level control that enable an integrated circuit to meet a variety of different high speed single-ended and differential I/O standards.Type: GrantFiled: September 13, 2005Date of Patent: September 19, 2006Assignee: Altera CorporationInventors: Sergey Shumarayev, Thomas White
-
Patent number: 7106093Abstract: A semiconductor device having a plurality of cascaded IC's (14, 15, 16), wherein the matching impedance between a signal transmission path (12) connected to an external signal transmission path and an input-side or output-side IC (14, 16) is set at 50 ohms which is equal to the characteristics impedance of the external signal transmission path. The matching impedance between a internal signal transmission path (13) and an input-side or output-side IC or intermediate IC is set at 200 ohms which is higher than the 50 ohms. The semiconductor device reduces the current dissipation and can operate at a higher speed.Type: GrantFiled: October 6, 2003Date of Patent: September 12, 2006Assignee: NEC CorporationInventor: Yasuyuki Suzuki