With Flip-flop Or Sequential Device Patents (Class 326/40)
-
Patent number: 7830171Abstract: Method and apparatus for initializing an integrated circuit are described. A static memory includes an array of memory cells having control lines coupled to a column select component and data lines coupled to a register component. The static memory is formed in one or more first process layers of the integrated circuit. A non-volatile memory includes an array of non-volatile memory cells disposed between column electrodes and row electrodes. The non-volatile memory is formed in one or more second process layers of the integrated circuit disposed above the one or more first process layers. An interface circuit is configured to couple the column select component to the column electrodes and the register component to the row electrodes.Type: GrantFiled: July 24, 2009Date of Patent: November 9, 2010Assignee: Xilinx, Inc.Inventor: Bernard J. New
-
Patent number: 7816946Abstract: A flip-flop for use in a field programmable gate array integrated circuit device is disclosed. The flip-flop comprises a data output terminal coupled to a first programmable routing element, a data input terminal coupled to a second programmable routing element, and a clock input terminal, wherein a signal appearing at the data output terminal in response to a signal applied to the clock input terminal has the opposite logical polarity with respect to the corresponding logical signal applied to the data input terminal.Type: GrantFiled: January 28, 2009Date of Patent: October 19, 2010Assignee: Actel CorporationInventors: Volker Hecht, Fei Li, Jonathan W. Greene
-
Patent number: 7812631Abstract: In some embodiments, an array of sleep transistors is provided, wherein a combination of said transistors may be enabled during an active mode to reduce leakage depending on the leakage characteristics of a chip or associated chip.Type: GrantFiled: December 12, 2006Date of Patent: October 12, 2010Assignee: Intel CorporationInventors: Nam Sung Kim, Vivek De
-
Patent number: 7812458Abstract: A three dimensional semiconductor device, comprising: a plurality of circuit blocks including programmable logic blocks having predetermined positions within the device; a plurality of pads having predetermined positions within the device; and a configuration memory circuit coupled to the programmable logic blocks having a plurality of fabricating methods without altering the predetermined positions of the pads and the circuit blocks.Type: GrantFiled: November 19, 2007Date of Patent: October 12, 2010Assignee: Tier Logic, Inc.Inventor: Raminda Udaya Madurawe
-
Patent number: 7808273Abstract: Sequential circuitry comprising a data input, a data output, a clock signal input and a clamp signal input is disclosed. The sequential circuitry is arranged to clock a data signal received at said data input into said sequential circuitry in response to a clock signal received at said clock signal input, and to output a data signal from said sequential circuitry at said data output in response to said clock signal. The sequential circuitry is responsive to a predetermined value at said clamp signal input to switch to a low power mode and to set said data output to a forced value, while retaining said sequential state within said circuitry, said forced value being selected to reduce leakage power from combinatorial circuitry arranged to receive said output data signal.Type: GrantFiled: February 20, 2008Date of Patent: October 5, 2010Assignee: ARM LimitedInventor: David Walter Flynn
-
Patent number: 7808405Abstract: In one embodiment of the invention, a method of generating a compressed configuration bitstream for a programmable logic device comprises encoding the most-prevalent data word within the configuration data of the bitstream into a codeword of a first type; encoding a set of more-prevalent data words within the configuration data into codewords of a second type; and including in the compressed bitstream at least some of the data words that are members of the set of more-prevalent data words. The included data words, when received by the programmable logic device, are adapted to be identified by the device as members of the set of more-prevalent data words. The included data words are stored for selection by the device when a codeword of the second type representing an included data word is received by the device.Type: GrantFiled: March 30, 2009Date of Patent: October 5, 2010Assignee: Lattice Semiconductor CorporationInventor: Zheng Chen
-
Publication number: 20100219860Abstract: The present invention provides integrated circuits with improved logic cells. In one embodiment, an integrated circuit having a plurality of logic cells (LC) is provided, each LC comprising: a lookup table having a LUT output terminal; and, a first multiplexer; wherein, a first multiplexer input terminal is connected to of a first input terminal of the LC, a second multiplexer input terminal is connected to the LUT output terminal, a multiplexer output terminal is connected to a first output terminal of the LC, and a multiplexer select terminal is connected to a second input terminal of the LC so as to select which of the signals appearing at the first and second multiplexer input terminal to pass through;wherein, by coupling in chain the first input terminal of one LC to the first output terminal of another LC, a WLUT chain is formed.Type: ApplicationFiled: April 2, 2010Publication date: September 2, 2010Applicant: AGATE LOGIC (BEIJING), INC.Inventors: Fung Fung Lee, Wen Zhou
-
Publication number: 20100219861Abstract: The present invention provides integrated circuits with improved logic cells. In one embodiment, an integrated circuit having a plurality of logic cells (LC) is provided, each LC comprising: a lookup table having a LUT output terminal; and, a first multiplexer; wherein, a first multiplexer input terminal is connected to of a first input terminal of the LC, a second multiplexer input terminal is connected to the LUT output terminal, a multiplexer output terminal is connected to a first output terminal of the LC, and a multiplexer select terminal is connected to a second input terminal of the LC so as to select which of the signals appearing at the first and second multiplexer input terminal to pass through; wherein, by coupling in chain the first input terminal of one LC to the first output terminal of another LC, a WLUT chain is formed.Type: ApplicationFiled: April 2, 2010Publication date: September 2, 2010Inventors: Fung Fung Lee, Wen Zhou
-
Publication number: 20100213977Abstract: Some embodiments of the invention provide a configurable integrated circuit (“IC”). The configurable IC includes a set of configurable logic circuits for configurably performing a set of functions. The configurable IC also includes a set of configurable routing circuits for routing signals to and from the configurable circuits. During several operational cycles of the configurable IC, a set of data registers are defined by the configurable routing circuits. These data registers may be used wherever a flip-flop can be used.Type: ApplicationFiled: February 8, 2010Publication date: August 26, 2010Inventor: Jason Redgrave
-
Patent number: 7772889Abstract: A system and method for efficient improvement of timing analysis for faster processor designs with negligible impact on die-area. Rather than provide a single clock to flip-flop circuits on a semiconductor chip, split clocks are used. A flip-flop receives a master clock signal for a master latch and receives a separate slave clock signal for a slave latch. Master and slave clock gater circuits are coupled to a global clock distribution system and the local flip-flops. The master clock gater circuit receives a delay control signal used to select a delay, wherein the selected delay determines an additional amount of time the master clock signal transitions after the slave clock signal transitions. The use of the delayed master clock on the semiconductor chip may allow a timing path to have more computation time without increasing the clock cycle time. Further, the delay may be chosen to fix timing paths in post-silicon.Type: GrantFiled: April 9, 2008Date of Patent: August 10, 2010Assignee: GLOBALFOUNDRIES Inc.Inventor: Samuel D. Naffziger
-
Publication number: 20100194431Abstract: Systems, circuits and methods for software programmable logic using Spin Transfer Torque Magnetoresistive Random Access Memory (STT-MRAM) technology are disclosed. Magnetic tunnel junction (MTJ) storage elements can be formed into input planes and output planes. The input planes and output planes can be coupled together to form complex arrays that allow for the realization of logic functions.Type: ApplicationFiled: April 20, 2010Publication date: August 5, 2010Applicant: QUALCOMM INCORPORATEDInventors: Lew Chua-Eoan, Matthew Nowak, Seung H. Kang
-
Patent number: 7768430Abstract: An integrated circuit (IC) having selectable memory elements is provided. The IC includes a logic array block (LAB) disposed within the IC. A plurality of logic elements, having look-up tables functioning as the selectable memory elements is included in the LAB. Within a logic element, a data path that shares multiplexers and drivers when the look-up tables of the logic elements are operated as one of a memory element or a combinational logic device is provided. In addition, a write address decoder is interconnected with the plurality of logic elements through a write bus.Type: GrantFiled: May 20, 2008Date of Patent: August 3, 2010Assignee: Altera CorporationInventors: Philip Pan, Andy L. Lee
-
Patent number: 7768819Abstract: The logic cells (HLEs) of a structured application-specific integrated circuit (structured ASIC) can be used to provide memory blocks of various sizes. Any one or more of several techniques may be employed to facilitate doing this for various user designs that may have different requirements (e.g., in terms of size) for such memory blocks. For example, pre-designed macros of memory blocks may be provided and then combined as needed to provide memory blocks of various sizes. Placement constraints may be observed for certain portions of the memory circuitry (e.g., the memory core), while other portions (e.g., address predecoder circuitry, write and read data registers, etc.) may be located relatively freely.Type: GrantFiled: August 27, 2009Date of Patent: August 3, 2010Assignee: Altera CorporationInventor: David Lewis
-
Patent number: 7759974Abstract: Integrated circuits (ICs) having pipelined unidirectional programmable interconnect structures are provided. Substantially similar logic blocks in an IC each include at least one storage element driving an output of the logic block. The IC also includes programmable routing structures, each of which includes at least one storage element unidirectionally driving an output of the routing structure without traversing any pass gates. Each routing structure has at least one unidirectional output that drives another of the routing structures or one of the logic blocks. Each logic block has at least one output that drives an input of a programmable routing structure. The logic blocks and the programmable routing structures may be interconnected by unidirectional data lines organized as multi-bit busses coupled to multi-bit ports of the logic blocks and routing structures. Each routing structure may include a handshake circuit coupled to control all bits in one of the multi-bit busses.Type: GrantFiled: July 17, 2008Date of Patent: July 20, 2010Assignee: Xilinx, Inc.Inventor: Steven P. Young
-
Patent number: 7755386Abstract: An enhanced performance field programmable gate array integrated circuit comprises a field programmable gate array and other functional circuitry such as a mask-programmable gate array in the same integrated circuit. A circuit interface provides communication between the field programmable gate array, the mask-programmable gate array and the integrated circuit I/O.Type: GrantFiled: April 29, 2008Date of Patent: July 13, 2010Assignee: Actel CorporationInventors: Samuel W. Beal, Sinan Kaptonoglu, Jung-Cheun Lien, William Shu, King W. Chan, William C. Plants
-
Patent number: 7750672Abstract: The exemplary embodiments provide a resilient integrated circuit. An exemplary IC comprises a plurality of composite circuit elements, a state machine element (SME), and a plurality of communication elements. Each composite circuit element comprises an element controller, an element interface and a selected circuit element which may vary by element type, and which may be configurable. The state machine element assigns various functions based on element type, such as assigning a first configuration to a first element type, assigning a second configuration to a second element type, and providing a first data link for the corresponding assignments. The element controller controls the execution of data operations by the circuit element. Function assignment, routing, fault detection, and re-assignment and data re-routing can occur in real time for a wide variety of programs and algorithms, providing for the IC to continue the same functioning despite defects which may arise during operation.Type: GrantFiled: June 2, 2008Date of Patent: July 6, 2010Assignee: Element CXI, LLCInventors: Steven Hennick Kelem, Brian A. Box
-
Publication number: 20100156460Abstract: A logic module and flip-flop includes input multiplexers having data inputs coupled to routing resources. A clock multiplexer has inputs coupled to clock resources, and an output. An input-select multiplexer has a first input coupled to the output of an input multiplexer. A flip-flop has a clock input coupled to the output of the clock multiplexer, and a data output coupled to an input of the input-select multiplexer. A logic module has data inputs coupled to the output of the input select multiplexers. A flip-flop multiplexer is coupled to the data input of the flip-flop, and has inputs input coupled to the output of the first input multiplexer, the data output of the logic module, and a third input coupled to routing resources.Type: ApplicationFiled: March 4, 2010Publication date: June 24, 2010Inventor: Sinan Kaptanoglu
-
Patent number: 7741865Abstract: In one embodiment, a programmable logic device includes a plurality of configuration cells that store configuration data, wherein the programmable logic device is adapted to provide soft error upset (SEU) protection for the configuration cells that are reprogrammable. The programmable logic device may further include or alternatively provide hard coding and/or hard encoding of the configuration cells.Type: GrantFiled: April 27, 2009Date of Patent: June 22, 2010Assignee: Lattice Semiconductor CorporationInventors: Brad Sharpe-Geisler, Satwant Singh
-
Patent number: 7737723Abstract: In accordance with an embodiment of the present invention, a programmable logic device (PLD, such as a field programmable gate array (FPGA)) includes a plurality of input/output blocks adapted to precondition registers within the programmable logic device with desired signal values prior to release of control of the input/output blocks to user-defined logic provided by a reconfiguration.Type: GrantFiled: May 18, 2009Date of Patent: June 15, 2010Assignee: Lattice Semiconductor CorporationInventors: Howard Tang, Jack T. Wong, Clark Wilkinson, Jeffrey S. Byrne
-
Patent number: 7733124Abstract: A programmable logic device (PLD) includes a core region having a plurality of logical array blocks (LABs). Each one of the plurality of logical array blocks include a plurality of logic elements capable of communicating with each other through interconnections defined within each logical array block. The logic elements include a look up table (LUT), wherein a LUT of a first logic element and a LUT of a second logic element share a register. In one embodiment, more than two logic elements may share a register. Thus, the embodiments provide for the ability to vary sequential logic, e.g., registers, instead of rigidly fixing the sequential logic and consequently the ratio of combinatorial logic to sequential logic.Type: GrantFiled: June 22, 2007Date of Patent: June 8, 2010Assignee: Altera CorporationInventors: Keith Duwel, Michael D. Hutton
-
Patent number: 7728624Abstract: An integrated circuit comprising at least one group comprising having multiple arithmetic/logic units arranged in sub-groups. In the sub-groups at inputs of multiple arithmetic/logic units, in each case a single one of the first selection units is connected on the input side, wherein no other selection unit is connected directly on the input side of this selection unit. The first selection units are coupled to each other such that a horizontal and/or vertical logical interconnection of the arithmetic/logic units within a group, and/or a logical interconnection of arithmetic/logic units to an upstream group can be implemented. Second selection units are in each case connected on the output side of a column of arithmetic/logic units. The second selection units of a group are connected on the output side to one bus each, and a microprocessor is coupled to this bus.Type: GrantFiled: October 10, 2006Date of Patent: June 1, 2010Assignee: Micronas GmbHInventor: Gert Umbach
-
Patent number: 7728622Abstract: Systems, circuits and methods for software programmable logic using Spin Transfer Torque Magnetoresistive Random Access Memory (STT-MRAM) technology are disclosed. Magnetic tunnel junction (MTJ) storage elements can be formed into input planes and output planes. The input planes and output planes can be coupled together to form complex arrays that allow for the realization of logic functions.Type: GrantFiled: March 26, 2008Date of Patent: June 1, 2010Assignee: QUALCOMM IncorporatedInventors: Lew Chua-Eoan, Matthew Nowak, Seung Kang
-
Patent number: 7724030Abstract: In one embodiment, an integrated device is disclosed. For example, in one embodiment of the present invention, a device comprises a core module for providing one or more output signals. The device comprises an output logic module for receiving the one or more output signals and an input logic module, wherein the one or more output signals are received by the input logic module via one or more feedback paths, where the one or more output signals are forwarded back to the core module.Type: GrantFiled: December 3, 2007Date of Patent: May 25, 2010Assignee: XILINX, Inc.Inventors: Steven E. McNeil, Andrew W. Lai
-
Patent number: 7724598Abstract: A megafunction block is provided that includes a serial interface enabling a user to specify settings of a configurable block of a programmable logic device. The megafunction block includes a register array having the capability of translating address information into actual addresses for a memory of the configurable block. Thus, as future configurations/standards are developed that a programmable logic device with the megafunction block will interfaces with, the settings for interfacing with the standards may be added to the register array. Consequently, the pin count will not need to increase as the megafunction block is scalable through the register map. Control logic verifies that the translated address is a valid address and the control logic will generate a selection signal based on whether a read or write operation is to be performed.Type: GrantFiled: April 19, 2007Date of Patent: May 25, 2010Assignee: Altera CorporationInventors: Vinson Chan, Chong H. Lee, Binh Ton, Thiagaraja Gopalsamy, Marcel A. LeBlanc, Neville Carvalho
-
Patent number: 7719311Abstract: The present invention provides integrated circuits with improved logic cells. In one embodiment, an integrated circuit having a plurality of logic cells (LC) is provided, each LC comprising: a lookup table having a LUT output terminal; and, a first multiplexer; wherein, a first multiplexer input terminal is connected to of a first input terminal of the LC, a second multiplexer input terminal is connected to the LUT output terminal, a multiplexer output terminal is connected to a first output terminal of the LC, and a multiplexer select terminal is connected to a second input terminal of the LC so as to select which of the signals appearing at the first and second multiplexer input terminal to pass through; wherein, by coupling in chain the first input terminal of one LC to the first output terminal of another LC, a WLUT chain is formed.Type: GrantFiled: May 20, 2009Date of Patent: May 18, 2010Assignee: Agate Logic (Beijing), Inc.Inventors: Fung Fung Lee, Wen Zhou
-
Patent number: 7714610Abstract: Field Programmable Logic Arrays (FPGAs) are described which utilize multiple power supply voltages to reduce both dynamic power and leakage power without sacrificing speed or substantially increasing device area. Power reduction mechanisms are described for numerous portions of the FPGA, including logic blocks, routing circuits, connection blocks, switch blocks, configuration memory cells, and so forth. Embodiments describe circuits and methods for implementing multiple supplies as sources of Vdd, multiple voltage thresholding Vt, signal level translators, and power gating of circuitry to deactivate portions of the circuit which are inactive. The supply voltage levels can be fixed, or programmable. Methods are described for performing circuit CAD in the routing and assignment process on FPGAs, in particular for optimizing FPGA use having the power reduction circuits taught.Type: GrantFiled: December 4, 2006Date of Patent: May 11, 2010Assignee: The Regents of the University of CaliforniaInventor: Lei He
-
Patent number: 7714609Abstract: A method for reducing power consumption for a programmable logic device (PLD) is provided. In the method, configuration cells associated with used logic portions of the PLD are powered. A programmable power signal preventing source to drain leakage is provided to an inverter of a configuration random access memory (CRAM) cell associated with an unused logic portion of the PLD. The programmable power signal deactivates at least a portion of a configuration cell associated with the unused logic portion. That is, the programmable power signal eliminates the source to drain leakage as the power provided to the configuration cell is at ground. In one embodiment, the programmable power signal is provided to both inverters of a cross coupled pair of inverters rather than a single one of the cross-coupled pair of inverters. A programmable logic device capable of minimizing standby power consumption is also included.Type: GrantFiled: May 22, 2009Date of Patent: May 11, 2010Assignee: Altera CorporationInventor: Lin-Shih Liu
-
Patent number: 7705628Abstract: A programmable logic device architecture having logic elements with dedicated hardware to configure the look up tables of the logic element to either perform logic functions or to operate as a register for pipelining or other purposes. The programmable logic device includes a general interconnect and a plurality of logic array blocks interconnected by the general interconnect. Each of the plurality of logic blocks further includes one or more logic elements. The logic elements each include a first look up table, a second look up table, and dedicated hardware within the logic element to configure the first look table and the second look up table as a register without having to use the general interconnect. In one embodiment, the dedicated hardware includes a plurality of dedicated interconnects within the logic element to configure the two look up tables as a pair of cross coupled muxes or latches when configured as a register.Type: GrantFiled: July 12, 2006Date of Patent: April 27, 2010Assignee: Altera CorporationInventors: Michael D. Hutton, Andy L. Lee, Gregg William Baeckler, Jinyong Yuan, Keith Duwel
-
Patent number: 7701250Abstract: A logic module and flip-flop includes input multiplexers having data inputs coupled to routing resources. A clock multiplexer has inputs coupled to clock resources, and an output. An input-select multiplexer has a first input coupled to the output of an input multiplexer. A flip-flop has a clock input coupled to the output of the clock multiplexer, and a data output coupled to an input of the input-select multiplexer. A logic module has data inputs coupled to the output of the input select multiplexers. A flip-flop multiplexer is coupled to the data input of the flip-flop, and has inputs input coupled to the output of the first input multiplexer, the data output of the logic module, and a third input coupled to routing resources.Type: GrantFiled: January 28, 2009Date of Patent: April 20, 2010Assignee: Actel CorporationInventor: Sinan Kaptanoglu
-
Patent number: 7701251Abstract: Methods and apparatus for implementing a stacked memory-programmable integrated circuit system-in-package are described. An aspect of the invention relates to a semiconductor device. A first integrated circuit (IC) die is provided having an array of tiles that form a programmable fabric of a programmable integrated circuit. A second IC die is stacked on the first IC die and connected therewith via inter-die connections. The second IC die includes banks of memory coupled to input/output (IO) data pins. The inter-die connections couple the IO data pins to the programmable fabric such that all of the banks of memory are accessible in parallel.Type: GrantFiled: March 6, 2008Date of Patent: April 20, 2010Assignee: XILINX, Inc.Inventors: Arifur Rahman, Chidamber R. Kulkarni
-
Patent number: 7696783Abstract: A logic module (400) that is capable of implementing data-path and random logic (command Z in block 42) uses control logic for selectively coupling one or more of the input terminals (10, 12, 14, 16, 18, 40) to the at least one output terminal (20). The control logic comprises a plurality of logic elements (26, 28, 30, 32) arranged to generate a first set of two-input logic functions (f, (a, b)) and a programmable inverter (36) arranged to generate a second set of two-input logic functions, the second set of two-input logic functions being the complement functions of the first set of two-input logic functions. SRAM memory cells (4 bit memory batch (38)) may be used for configuration purposes, realizing a compact logic module or block that is also re-programmable.Type: GrantFiled: September 4, 2006Date of Patent: April 13, 2010Assignee: NXP B.V.Inventor: Rohini Krishnan
-
Patent number: 7696784Abstract: In one embodiment, a programmable logic device includes a plurality of programmable logic blocks and a plurality of slices within each of the programmable logic blocks. At least one programmable logic blocks includes a first slice not adapted to provide register functionality or RAM functionality, a second slice adapted to provide register functionality but not RAM functionality, and a third slice adapted to provide register functionality and RAM functionality. Control logic within the programmable logic block is adapted to provide control signals at the programmable block level and at the slice level.Type: GrantFiled: April 18, 2008Date of Patent: April 13, 2010Assignee: Lattice Semiconductor CorporationInventors: Om P. Agrawal, Xiaojie He, Sajitha Wijesuriya, Barry Britton, Ming H. Ding, Jun Zhao
-
Patent number: 7698118Abstract: A dynamic reconfigurable interconnect network architecture in a logic simulation system that interconnects a plurality of simulation engines together, providing a high degree of interconnectivity in an efficient manner. The logic simulation system may create and manage linkable sub-programs for execution by a simulation engine. The logic simulation system may schedule various tasks in a design to be simulated, including horizontal and vertical partitioning of the design and determination of an order in which events such as clock edges and asynchronous signals are to be implemented by a logic simulation system.Type: GrantFiled: April 15, 2004Date of Patent: April 13, 2010Assignee: Mentor Graphics CorporationInventor: Frederic Reblewski
-
Patent number: 7693703Abstract: Configuring reconfigurable interconnect resources employing a switch matrix and configuration bit look-up table are disclosed. Reconfigurable interconnect resources include multiplexors to decrease the number of bits needed to load a configuration. Distributed processing resources configure a selected reconfigurable interconnect resource, interconnecting each input of the reconfigurable interconnect resource with a particular output of the reconfigurable interconnect resource using configuration bits scalably extracted from a row of configuration bits of a look-up table. Use of a configuration bit look-up table allows for compression of the bits needed to load the configuration for a reconfigurable interconnect resource.Type: GrantFiled: August 1, 2003Date of Patent: April 6, 2010Assignee: Mentor Graphics CorporationInventors: Xavier Montagne, Florent Bedoiseau
-
Patent number: 7679401Abstract: Some embodiments of the invention provide a configurable integrated circuit (“IC”). The configurable IC includes a set of configurable logic circuits for configurably performing a set of functions. The configurable IC also includes a set of configurable routing circuits for routing signals to and from the configurable circuits. During several operational cycles of the configurable IC, a set of data registers are defined by the configurable routing circuits. These data registers may be used wherever a flip-flop can be used.Type: GrantFiled: December 1, 2005Date of Patent: March 16, 2010Assignee: Tabula, Inc.Inventor: Jason Redgrave
-
Patent number: 7675321Abstract: In one embodiment of the invention, a programmable logic device includes a plurality of programmable logic blocks and a plurality of dual-slice logic blocks within a programmable logic block. A dual-slice logic block includes a first slice including at least two lookup tables (LUTs); a second slice including at least two LUTs; and a routing circuit coupled to each of the LUTs within the first and second slices. The routing circuit is adapted to share outputs of the dual-slice logic block among the LUTs. In another embodiment of the invention, the dual-slice logic block includes a second routing circuit coupled to each of the LUTs within the first and second slices. The second routing circuit is adapted to share inputs of the dual-slice logic block among the LUTs.Type: GrantFiled: March 24, 2009Date of Patent: March 9, 2010Assignee: Lattice Semiconductor CorporationInventors: Om P. Agrawal, Xiaojie He, Sajitha Wijesuriya, Barry Britton, Ming H. Ding, Jun Zhao
-
Patent number: 7675320Abstract: A programmable system-on-a-chip integrated circuit device includes a programmable logic block. A digital input/output circuit block is coupled to the programmable logic block. A SRAM block is coupled to the programmable logic block. At least one non-volatile memory block is coupled to the programmable logic block. A JTAG port is coupled to the programmable logic block. An analog circuit block including an analog-to-digital converter may be coupled to the programmable logic block and an analog input/output circuit block may be coupled to the analog circuit block.Type: GrantFiled: June 2, 2008Date of Patent: March 9, 2010Assignee: Actel CorporationInventors: Theodore Speers, Limin Zhu, Kurt Kolkind, Gregory Bakker
-
Patent number: 7675318Abstract: A configuration setting circuit and the method thereof, in which the configuration setting circuit includes a clock generator, a plurality of terminals, and a frequency detector coupled to a terminal. The clock generator is used to generate multiple clock signals with different frequencies, and output through the terminals. One input signal is inputted to the frequency detector through the terminal coupled to the frequency detector, so that the frequency detector can output at least two-bit configuration signal corresponding to the frequency of the input signal to set the operation mode.Type: GrantFiled: February 4, 2008Date of Patent: March 9, 2010Assignee: Realtek Semiconductor Corp.Inventors: Chien-Chih Chen, Chi-Shun Weng, Meng-Han Hsieh, Ming-Je Li
-
Patent number: 7672738Abstract: A programmable controller includes at least one user input interface, and an input register, at least one user output interface, programmable logic hardware and program loading means. The user input interface and input register is for connection to process plant and/or machinery to provide sampled and stored input data in digital form. The user output interface is for connection to process plant and/or machinery and receives output data in digital form. The programmable logic hardware includes a plurality of basic logic elements and electrically configurable interconnections. The interconnections are configurable to interconnect the logic elements as a user control program circuit and to connect the user control program circuit to the input and output interfaces. The program loading means enables the user to configure the programmable logic hardware as a circuit implementing a user control program prior to initiating control of the associated process plant and/or machinery.Type: GrantFiled: November 9, 2001Date of Patent: March 2, 2010Inventor: Derek Ward
-
Patent number: 7671624Abstract: A packaged PLD solution includes a first die having a masked-Read Only Memory (ROM) that is programmed during its fabrication to store configuration data, and includes a second die having a PLD including a number of configurable resources collectively configured to implement a circuit design embodied by the configuration data. The first die is electrically connected to the second die, and both the first die and second die are stacked and encapsulated together to form the packaged PLD solution. The configuration data is programmed into the masked-ROM by a manufacturer of both the masked-ROM and the PLD.Type: GrantFiled: October 10, 2006Date of Patent: March 2, 2010Assignee: XILINX, Inc.Inventor: James A. Walstrum, Jr.
-
Patent number: 7673201Abstract: A method of restoring a selected operational state of a circuit design implemented within a programmable integrated circuit (IC) can include pipelining a clock gating signal that selectively pauses a clock of the circuit design, and storing configuration data specifying an operational state of the circuit design at a first simulation clock cycle in non-configuration memory. At a second simulation clock cycle, the clock of the circuit design can be gated. The stored configuration data can be loaded into configuration memory of the programmable IC, wherein loading the configuration data reconfigures the circuit design and restores the operational state of the circuit design in existence at the first simulation clock cycle. The clock of the circuit design can be advanced a number of clock cycles corresponding to a difference between the second simulation clock cycle and the first simulation clock cycle.Type: GrantFiled: March 12, 2009Date of Patent: March 2, 2010Assignee: XILINX, Inc.Inventors: Chi Bun Chan, Jingzhao Ou
-
Patent number: 7656193Abstract: In one embodiment of the invention, a programmable logic device includes a plurality of programmable resources; non-volatile configuration memory adapted to store configuration data for configuring the plurality of programmable resources; a register adapted to load configuration data into the non-volatile configuration memory; and test circuitry coupled to the register. The test circuitry is adapted to configure a programmable resource with test data stored in the register rather than with configuration data stored in the non-volatile configuration memory. In another embodiment of the invention, the programmable logic device includes a buffer coupled between the configuration memory and a programmable resource, and the test circuitry includes a logic circuit coupled between the register, the configuration memory, and the buffer. The logic circuit is responsive to a test mode signal to route test data from the register to the buffer.Type: GrantFiled: December 3, 2008Date of Patent: February 2, 2010Assignee: Lattice Semiconductor CorporationInventors: Trent Whitten, Kam Fai So
-
Patent number: 7656191Abstract: Circuitry for facilitating the use of the memory elements in the look-up tables (“LUTs”) of a field programmable gate array (“FPGA”) as user-accessible, distributed RAM. For example, a register associated with a LUT and that is not needed in the read data path in user RAM mode can be used to register data for writing in user RAM mode. As another example, an otherwise unneeded register associated with a LUT can be used to provide a synchronous read address signal for user RAM mode. Several other features are shown for similarly facilitating user RAM mode with minimal (if any) additional circuitry being required in the FPGA.Type: GrantFiled: May 30, 2008Date of Patent: February 2, 2010Assignee: Altera CorporationInventors: David Lewis, Paul Leventis, Vaughn Betz, Thomas Yau-Tsun Wong, Andy Lee, Philip Pan
-
Patent number: 7656192Abstract: A programmable integrated circuit (IC), comprising: a programmable logic circuit configured by a first control signal coupled to a gate electrode of a transistor in the logic circuit; and a first plurality of read only memory (ROM) elements capable of coupling to the first control signal, wherein a said first ROM elements is selected to couple by one or more decode signals, and wherein the first ROM elements store a plurality of user specifications.Type: GrantFiled: October 20, 2008Date of Patent: February 2, 2010Assignee: Tier Logic, IncInventor: Raminda Udaya Madurawe
-
Patent number: 7652500Abstract: Improved reconfiguration techniques are provided for programmable logic devices (PLDs). For example, in accordance with an embodiment of the present invention, a programmable logic device includes logic blocks, input/output blocks and corresponding input/output pins, and configuration memory. The PLD also includes registers adapted to capture output signal values of the input/output pins before a reconfiguration of the programmable logic device and to provide the captured values on the input/output pins during the reconfiguration of the PLD.Type: GrantFiled: March 7, 2008Date of Patent: January 26, 2010Assignee: Lattice Semiconductor CorporationInventors: Howard Tang, Ju Shen, San-Ta Kow
-
Patent number: 7652501Abstract: A Programmable Logic Device (PLD) structure using third dimensional memory is disclosed. The PLD structure includes a switch configured to couple a polarity of a signal (e.g., an input signal applied to an input) to a routing line and a non-volatile register configured to control the switch. The non-volatile register may include a non-volatile memory element, such as a third dimension memory element. The non-volatile memory element may be a two-terminal memory element that retains stored data in the absence of power and stores data as a plurality of conductivity profiles that can be non-destructively sensed by applying a read voltage across the two terminals. New data can be written to the two-terminal memory element by applying a write voltage across the two terminals. Logic and other active circuitry can be positioned in a substrate and the non-volatile memory element can be positioned on top of the substrate.Type: GrantFiled: January 7, 2008Date of Patent: January 26, 2010Assignee: Unity Semiconductor CorporationInventor: Robert Norman
-
Patent number: 7649386Abstract: A field programmable gate array, an access lead network coupled to the FPGA, and a plurality of memories electrically coupled to the access lead network. The FPGA, access lead network, and plurality of memories are arranged and configured to operate with a variable word width, namely with a word width between 1 and a maximum number of bits. The absolute maximum word width may be as large as m.times.N where m is the number of word width bits per memory chip and N is the number of memory chips.Type: GrantFiled: August 31, 2007Date of Patent: January 19, 2010Inventors: Volkan H. Ozguz, Randolph S. Carlson, Keith D. Gann, John Leon, W. Eric Boyd
-
Patent number: 7635989Abstract: Integrated circuits (ICs) having bus-based programmable interconnect structures are provided. An IC includes substantially similar logic blocks and a programmable interconnect structure programmably interconnecting the logic blocks. The programmable interconnect structure includes bus structures and programmable switching structures programmably interconnecting the bus structures. Each bus structure includes N data lines, where N is an integer greater than one, and N commonly controlled storage elements (e.g., latches) for storing data on the N data lines. In some embodiments, at least one of the bus structures includes handshake logic, including a C-element coupled to drive a ready line, to receive an acknowledge line, and to provide a control signal to each of the N storage elements in the bus structure.Type: GrantFiled: July 17, 2008Date of Patent: December 22, 2009Assignee: XILINX, Inc.Inventor: Steven P. Young
-
Patent number: 7635988Abstract: In a first aspect, a semiconductor storage device, comprising: a metal line coupled to a gate of an access transistor, wherein the gate material is deposited substantially above the metal line. In a second aspect, a semiconductor storage device, comprising: a first port to write data to a storage element; and a second port to read a signal generated by the storage element; and a first metal line coupled to a gate of an access transistor coupled to the first port; and a second metal line coupled to a gate of an access transistor coupled to the second port; wherein, the gates of said access transistors are formed on a gate material deposited substantially above the metal of first and second metal lines.Type: GrantFiled: July 14, 2008Date of Patent: December 22, 2009Assignee: Tier Logic, Inc.Inventor: Raminda Udaya Madurawe
-
Patent number: RE41561Abstract: A system for reducing the number of programmable architecture elements in a look-up table required for implementing Boolean functions or operations that are identical or logically equivalent is provided. The system may include a single set of storage elements connected to the inputs of multiple decoders, and the storage elements may be concurrently accessed by the decoders to provide simultaneous multiple outputs thereto.Type: GrantFiled: April 25, 2008Date of Patent: August 24, 2010Inventor: Ankur Bal