With Flip-flop Or Sequential Device Patents (Class 326/40)
-
Patent number: 7265578Abstract: A first programmable device comprises non-dedicated, programmable resources including programmable logic; dedicated circuitry; a Joint Test Action Group (JTAG) interface adapted to selectively interchange signals with the programmable logic via the dedicated circuitry; and a Serial Peripheral Interface (SPI) interface adapted to (1) selectively interchange signals with the programmable logic via the dedicated circuitry and (2) selectively interchange signals with the JTAG interface via the dedicated circuitry. The JTAG interface is adapted to be connected to a first external device. The SPI interface is adapted to be connected to a second external device. The first programmable device is adapted to transfer signals from the first external device to the second external device via the JTAG interface, the dedicated circuitry, and the SPI interface without relying on any of the programmable resources.Type: GrantFiled: April 4, 2005Date of Patent: September 4, 2007Assignee: Lattice Semiconductor CorporationInventors: Howard Tang, Satwant Singh, San-Ta Kow
-
Patent number: 7265579Abstract: A field programmable gate array, an access lead network coupled to the FPGA, and a plurality of memories electrically coupled to the access lead network. The FPGA, access lead network, and plurality of memories are arranged and configured to operate with a variable word width, namely with a word width between 1 and a maximum number of bits. The absolute maximum word width may be as large as m.times.N where m is the number of word width bits per memory chip and N is the number of memory chips.Type: GrantFiled: January 18, 2005Date of Patent: September 4, 2007Assignee: Irvine Sensors Corp.Inventors: Randolph Stuart Carlson, Volkan Ozguz, Keith D. Gann, John P. Leon
-
Patent number: 7263456Abstract: Reconfigurable circuits with configuration data loaders are described herein. The configuration data loaders are adapted to enable on circuit finalization of configuration data provided in symbolic form, not fully resolved.Type: GrantFiled: January 10, 2006Date of Patent: August 28, 2007Assignee: M2000Inventor: Frédéric Réblewski
-
Patent number: 7256612Abstract: A programmable logic block provides programmable initialization values for carry chains traversing the logic block, without consuming user logic resources. An exemplary programmable logic block includes two or more carry multiplexers coupled together to form a carry chain for the programmable logic block. A carry initialization circuit has an output terminal coupled to a data input terminal of a first carry multiplexer in the carry chain. The carry initialization circuit is controlled by configuration memory cells of the programmable logic block to select one of a carry in signal, a power high signal, a ground signal, and (optionally) a signal from an interconnect structure of the logic block. Thus, an initialization value (e.g., power high or ground) can be provided to the carry chain without consuming other programmable resources within the logic block.Type: GrantFiled: June 14, 2005Date of Patent: August 14, 2007Assignee: Xilinx, Inc.Inventors: Steven P. Young, Tien Pham, Philip D. Costello
-
Patent number: 7253657Abstract: A programmable logic device (PLD) includes configuration circuitry. The configuration circuitry is adapted to receive serial configuration data from a configuration device. The configuration circuitry is further adapted to program a function of the PLD without using an input buffer to store the configuration data.Type: GrantFiled: December 15, 2003Date of Patent: August 7, 2007Assignee: Altera CorporationInventors: Mukunda Krishnappa, Keith Duwel, Renxin Xia
-
Patent number: 7245147Abstract: The present invention provides circuitry for implementing a multiple data rate interface architectures for programmable logic devices. The programmable logic device of the invention includes a core and surrounding periphery. The core includes a plurality of logic elements arranged in an array. Some of the logic elements within the core include registers that are used as data registers for the multiple data rate interface.Type: GrantFiled: April 29, 2005Date of Patent: July 17, 2007Assignee: Altera CorporationInventors: Behzad Nouban, Toan D. Doan, Pooyan Khoshkoo
-
Patent number: 7242218Abstract: Techniques for combining volatile and non-volatile programmable logic into one integrated circuit (IC) are provided. An IC is segregated into two portions. A first block of programmable logic is configured by bits stored in on-chip non-volatile memory. A second block of programmable logic is configured by bits stored in off-chip memory. The function of IO banks on the IC is multiplexed between the two logic blocks of the IC. The programmable logic in the first block can be configured and fully functional in a fraction of the time that the programmable logic in the second block can be configured. The programmable logic in the first block can configure fast enough and have enough independence to assist in the configuration of the second block. The non-volatile memory can also provide security features to a user design, such as encryption.Type: GrantFiled: December 2, 2004Date of Patent: July 10, 2007Assignee: Altera CorporationInventors: Rafael Camarota, Irfan Rahim, Boon Jin Ang, Thow Pang Chong
-
Patent number: 7242217Abstract: Techniques for reducing the frequency of an output signal from a hard intellectual property (HIP) block on an integrated circuit are provided. By reducing the frequency of the output signal, circuit blocks in the integrated circuit that operate at a lower frequency than the HIP block are able to capture the output signal. A plurality of serially coupled flip-flops store values of an HIP output signal during each period of the output signal. Logic circuitry then generates a lower frequency HIP output signal in response to the values stored in the flip-flops. Also, a flip-flop can generate a heartbeat signal that is used to determine whether a signal within an HIP block is operating properly.Type: GrantFiled: December 1, 2004Date of Patent: July 10, 2007Assignee: Altera CorporationInventors: Darren van Wageningen, Curt Wortman
-
Patent number: 7242216Abstract: Some embodiments of the invention provide a configurable IC that includes several configurable computational tiles and several memory tiles. These tiles are arranged in a particular tile arrangement. Each computational tile has a set of configurable logic circuits for configurably performing a plurality of computations and a set of configurable routing circuits. The routing circuits of the tiles configurably route signals between configurable logic circuits. The configurable IC also has several memory arrays for storing data on which the logic circuit perform computation. The memory arrays are embedded in the tile arrangement between two sets of memory tiles, where each set of memory tiles includes a set of routing circuits. In this IC, at least a first memory tile has the same set of configurable routing circuits as at least a second computational tile.Type: GrantFiled: March 15, 2005Date of Patent: July 10, 2007Inventors: Herman Schmit, Jason Redgrave
-
Patent number: 7239173Abstract: A memory element structure in a programmable logic device (PLD) reduces power consumption by placing the memory element in a power save mode when the memory element is unused in a user design implemented in the PLD. An exemplary structure includes a multiplexer driving a memory element. A multiplexer control circuit controls the multiplexer, and also drives a clock control circuit for the memory element. When the memory element is used by a user design implemented in the PLD, one of the data inputs is selected to drive the memory element. The controlled functions occur normally in the memory element. When the memory element is not used by the user design, none of the data inputs is selected, an input control signal is intercepted by the clock control circuit, and the controlled functions do not occur in the memory element, reducing the power consumption of the unused memory element.Type: GrantFiled: September 7, 2005Date of Patent: July 3, 2007Assignee: Xilinx, Inc.Inventor: Martin L. Voogel
-
Patent number: 7237106Abstract: A programmable device with an improved system for loading configuration data compresses configuration data by composing configuration data out of pairs of control words and data words. The configuration data is divided into configuration words. Each configuration word is further divided into a number of configuration blocks. In a control word/data word pair, the control word determines which configuration blocks in the configuration word will be loaded with the data word. Each configuration block designated by the control word will be simultaneously loaded with the data word. By taking advantage of the symmetry within the control word, typically only a small number of control word/data word pairs will be required to load a complete control word. If a given control word does not have sufficient symmetry, the programmable device can instead use an alternate system for loading the configuration word.Type: GrantFiled: July 18, 2003Date of Patent: June 26, 2007Assignee: Altera CorporationInventors: Paul Tracy, Adam Wright
-
Patent number: 7236009Abstract: Some embodiments provide a reconfigurable integrated circuit (“IC”). This IC has several reconfigurable circuits, each having several configurations for several configuration cycles. The reconfigurable circuits include several time-extending reconfigurable circuits. During the operation of the IC, each particular time-extending reconfigurable circuit maintains at least one of its configurations over at least two contiguous cycles, in order to allow a signal to propagate through a signal path, which contains the particular time-extending circuit, within a desired amount of time.Type: GrantFiled: March 15, 2005Date of Patent: June 26, 2007Inventors: Andre Rohe, Steven Teig, Herman Schmit, Jason Redgrave, Andrew Caldwell
-
Patent number: 7233167Abstract: An FPGA architecture has top, middle and low levels. The top level is an array of B16×16 tiles enclosed by I/O blocks. The routing resources in the middle level are expressway routing channels including interconnect conductors. At the lowest level, there are block connect routing channels, local mesh routing channels, and direct connect interconnect conductors to connect the logic elements to further routing resources. Each B1 block includes four clusters of devices. Each of the clusters includes first and second LUT3s, a LUT2, and a DFF. Each of the LUT3s have three inputs and one output. Each of the LUT2s have two inputs and one output. Each DFF has a data input and a data output. In each of the clusters the outputs of the LUT3s are multiplexed to the input of DFF, and symmetrized with the output of the DFF to form two outputs of each of the clusters.Type: GrantFiled: February 11, 2005Date of Patent: June 19, 2007Assignee: Actel CorporationInventor: Sinan Kaptanoglu
-
Patent number: 7233168Abstract: Methods of setting and/or resetting a lookup table (LUT) programmable to operate in shift register mode. The LUT is configured to operate as a shift register, and the final bit of the shift register is implemented using a memory element associated with the LUT. The shift register is reset (or set) by applying a reset (set) signal to the memory element, while providing a low (high) value from the memory element to a shift-in input terminal of the LUT; and shifting the low (high) value through the bits of the shift register. To perform this task, a write enable signal is provided that is independent from the reset (set) signal of the memory element and enables a shift clock signal. The shift clock signal is then repeatedly toggled to shift the low (high) value from the memory element successively through each bit of the shift register, while the value stored in the memory element is held constant by means of the independent reset (set) signal.Type: GrantFiled: June 14, 2005Date of Patent: June 19, 2007Assignee: Xilinx, Inc.Inventor: James M. Simkins
-
Patent number: 7227379Abstract: One embodiment of the present invention is an array of nanoscale latches interconnected by a nanowire bus to form a latch array. Each nanoscale latch in the nanoscale-latch array serves as a nanoscale register, and is driven by a nanoscale control line. Primitive operations for the latch array can be defined as sequences of one or more inputs to one or more of the nanowire data bus and nanoscale control lines. In various latch-array embodiments of the present invention, information can be transferred from one nanoscale latch to another nanoscale latch in a controlled fashion, and sequences of information-transfer operations can be devised to implement arbitrary Boolean logic operations and operators, including NOT, AND, OR, XOR, NOR, NAND, and other such Boolean logic operators and operations, as well as input and output functions.Type: GrantFiled: July 27, 2005Date of Patent: June 5, 2007Assignee: Hewlett-Packard Develoment Company, L.P.Inventors: Gregory S. Snider, Philip J. Kuekes, Duncan R. Stewart
-
Patent number: 7227380Abstract: The present invention comprises a field programmable gate array that has a plurality of dedicated first-in/first-out memory logic components. The field programmable gate array includes a plurality of synchronous random access memory blocks that are coupled to a plurality of dedicated first-in/first-out memory logic components and a plurality of random access memory clusters that are programmably coupled to the plurality of dedicated first-in/first-out memory logic components and to the plurality of synchronous random access memory blocks.Type: GrantFiled: December 7, 2005Date of Patent: June 5, 2007Assignee: Actel CorporationInventors: Daniel Elftmann, Theodore Speers, Arunangshu Kundu
-
Patent number: 7224181Abstract: Some embodiments of the invention provide a reconfigurable IC that has several reconfigurable circuits. Each reconfigurable circuit for reconfigurably performing a set of operations and for reconfiguring at a first frequency. The reconfigurable IC also has at least one reconfiguration signal generator for receiving a clock signal at a second frequency and producing a set of reconfiguration signals with a third frequency. The reconfiguration signals are supplied to the reconfigurable circuits to direct the reconfiguration of the reconfigurable circuits at the first frequency.Type: GrantFiled: March 15, 2005Date of Patent: May 29, 2007Inventors: Herman Schmit, Jason Redgrave
-
Patent number: 7218139Abstract: Efficient implementations of arithmetic functions in programmable ICs include carry chain multiplexers driven by dual-output programmable function generators. A function generator having two output signals is programmed to generate both an exclusive OR (XOR) function of first and second input signals and a second function. In some embodiments, the second function is simply the second input signal to the XOR function. In other embodiments, the second function is a different function optionally independent of the first and second input signals. The XOR function output drives the select terminal of a carry multiplexer, which selects between a carry in signal and one of the second input signal and the second function output signal to provide the carry out output signal. The sum or multiplier output value is provided by an XOR gate driven by the XOR function output and by the carry in signal, and can be optionally registered.Type: GrantFiled: June 14, 2005Date of Patent: May 15, 2007Assignee: Xilinx, Inc.Inventors: Steven P. Young, Trevor J. Bauer
-
Patent number: 7218142Abstract: A switch circuit that is simple in constitution and capable of reliably controlling a switch cell is provided. Since the, gate terminal G1 of a transistor M1 in a switch cell SC is connected only to the terminal 37 of a transistor M2, when the transistor M2 is set to off, the moving path of the charge accumulated at the gate G1 of the transistor M1 is shut off. Consequently, even if the transistor M2 is set to an on state and immediately set back to an off state, the transistor M1 remains for some period of time in an on or off state corresponding to the switching data given through a bit line BL. It is possible to cause the transistor M1 to remain in an on or off state for a specified period of time without disposing a specific circuit for temporary storing the switching data.Type: GrantFiled: December 28, 2004Date of Patent: May 15, 2007Assignee: Rohm Co., Ltd.Inventors: Hiroshi Nozawa, Shinzo Koyama, Yoshikazu Fujimori
-
Patent number: 7218143Abstract: A programmable logic block provides fast interconnect paths between memory element output terminals and the input terminals of carry multiplexers in the same logic block. An integrated circuit includes an interconnect structure, a function generator, a carry chain multiplexer coupled to an output terminal of the function generator, and a memory element programmably coupled to the output terminal of the function generator. An output signal from the memory element can traverse the interconnect structure to reach an input terminal of the carry multiplexer. However, a “fast connect” path is also provided that interconnects the memory element output with an input terminal of the carry multiplexer, without traversing the interconnect structure. In some embodiments, fast connect paths are also provided to the input terminals the function generator, and to the input terminals of other function generators and/or carry multiplexers in the same logic block.Type: GrantFiled: June 14, 2005Date of Patent: May 15, 2007Assignee: Xilinx, Inc.Inventor: Steven P. Young
-
Patent number: 7218141Abstract: Techniques are provided for improving signal timing characteristics of differential input/output (IO) circuits on programmable logic integrated circuits. A differential buffer receives differential signals applied to differential input pins. The output signals of the differential buffer are routed to two hard IO decoder blocks that are located in two adjacent rows/columns of programmable logic elements. Each IO decoder block has a data-in register that receives output signals of the differential buffer. The data-in registers in two adjacent IO decoder blocks support a double clocking technique. IO decoder blocks of the present invention have reduced setup times, hold times, and sampling windows relative to soft DDIO blocks, and have a minimal impact on die area.Type: GrantFiled: December 7, 2004Date of Patent: May 15, 2007Assignee: Altera CorporationInventors: Bee Yee Ng, Boon Jin Ang
-
Patent number: 7212448Abstract: A method and apparatus to provide triple modular redundancy (TMR) in one mode of operation, while providing multiple context selection during a second mode of operation. Intelligent voting circuitry facilitates both modes of operation, while further enhancing the robustness of the design when used in a TMR mode of operation. Various addressing schemes are provided, which allow dual use of the configuration data lines as selection signals using one addressing scheme, while allowing for dual use of the configuration address lines as selection signals using the second addressing scheme.Type: GrantFiled: July 19, 2005Date of Patent: May 1, 2007Assignee: Xilinx, Inc.Inventor: Stephen M. Trimberger
-
Patent number: 7199609Abstract: A method of forming a field programmable gate array architecture having a plurality of input/output pads comprising: providing a plurality of logic clusters; providing a plurality of input/output clusters; providing a plurality of input/output buffers; providing a plurality of dedicated input/output first-in/first-out memory blocks, the dedicated input/output first-in/first-out memory blocks having a first-in/first-out memory coupled to one of the plurality of input/output pads; providing an input/output block controller programmably coupled to the plurality of dedicated input/output first-in/first-out memory blocks, wherein the input/output block controller comprises a dedicated FIFO flag logic block and an input/output FIFO block controller cluster; and providing a routing interconnect architecture programmably coupling the logic clusters, the input/output buffers and the input/output clusters, wherein the dedicated input/output first-in/first-out memory blocks are programmably coupled between the input/outType: GrantFiled: July 6, 2006Date of Patent: April 3, 2007Assignee: Actel CorporationInventors: William C. Plants, Arunangshu Kundu
-
Patent number: 7196541Abstract: An electronic circuit has a programmable logic cell with a plurality of programmable logic units that are capable of being configured to operate in a multi-bit operand mode and a random logic mode. The programmable logic units are coupled in parallel between an input circuit and an output circuit. The input circuit can be configured to supply logic input signals from the same combination of the logic inputs to the programmable logic units in the random logic mode. In the multi-bit operand processing mode the input circuit is configured to supply logic input signals from different ones of the logic inputs to the programmable logic units. The programmable logic units are coupled to successive positions along a carry chain at least in the multi-bit operand mode, so as to process carry signals from the carry chain.Type: GrantFiled: February 12, 2004Date of Patent: March 27, 2007Assignee: Koninklijke Philips Electronics N.V.Inventor: Katarzyna Nowak-Leijten
-
Patent number: 7196942Abstract: A configuration memory structure includes one or more distributed buffers cascaded together, the output of a first buffer driving an output data line and complementary output data line which terminate at the input of a succeeding buffer. The first buffer includes precharging elements connected between a source and the data line and complementary data line, respectively; data sensing and holding elements connected between respective input and complementary input data lines and the data line and complementary data line, respectively; and tristate elements connected to the outputs of the data sensing and holding elements. This scheme provides fast and reliable configuration and configuration read back, especially for a high density FPGA.Type: GrantFiled: October 20, 2005Date of Patent: March 27, 2007Assignee: STMicroelectronics Pvt. Ltd.Inventors: Anoop Khurana, Parvesh Swami
-
Patent number: 7193440Abstract: Some embodiments of the invention provide a configurable integrated circuit (IC). The configurable IC includes first and second interconnect circuits. The first interconnect circuit has a set of input terminals, a set of output terminals, and several connection schemes for communicatively coupling the input terminal set to the output terminal set. During the operation of the IC, the second connection circuit supplies sets of configuration data to the first interconnect circuit at a particular rate for at least a particular time period. At least two supplied configuration data sets are different and configure the first interconnect circuit to use two different connection schemes that differently couple the input and output terminal sets.Type: GrantFiled: June 30, 2004Date of Patent: March 20, 2007Inventors: Herman Schmit, Michael Butts, Brad L. Hutchings, Steven Teig
-
Patent number: 7193432Abstract: Some embodiments of the invention provide a configurable integrated circuit (IC). The IC includes first and second circuits. The first circuit is a logic circuit for receiving configuration data sets and performing at least a first function when receiving a first configuration data set and a second function when receiving a second configuration data set. The second circuit communicatively couples to the first logic circuit. The second circuit is for supplying configuration data sets to the first logic circuit. The second circuit has a first set of input terminals. The integrated circuit also has a second set of input terminals for carrying data. Several the second set of input terminals overlap several of the first set of input terminals. The IC also has a set of vias, where each via connects an input terminal in the first set with an input terminal in the second set.Type: GrantFiled: June 30, 2004Date of Patent: March 20, 2007Inventors: Herman Schmit, Steven Teig
-
Patent number: 7193436Abstract: The described embodiments relate to the general area of Field Programmable Gate Arrays (FPGAs), and, in particular, to the architecture and the structure of the building blocks of the FPGAs. Proposed logic units, as separate units or a chain of units, which are mainly comprised of look-up tables, multiplexers, and latches, implement different mathematical and logical functions. Having two outputs, the embodiments of the logic unit can operate in a split mode and perform two separate logic and/or arithmetic functions at the same time. Chains of the proposed logic units, wherein every other unit is clocked by one of the two half clock cycles and utilizes local interconnections instead of traditional routing channels, add to efficiency and speed, and reduce required real estate.Type: GrantFiled: April 18, 2005Date of Patent: March 20, 2007Assignee: KLP International Ltd.Inventors: Man Wang, Suhail Zain
-
Patent number: 7193437Abstract: An optimized architecture to implement connections between logic blocks and routing lines in reconfigurable gate arrays including connection blocks to connect inputs and outputs of different logic elements by means of connection wires, each connection block including a single line of pass transistor switches; and a decoding stage to drive the pass transistor switch.Type: GrantFiled: February 13, 2004Date of Patent: March 20, 2007Assignee: STMicroelectronics S.r.l.Inventors: Andrea Cappelli, Luca Ciccarelli, Andrea Lodi, Mario Toma, Fabio Campi
-
Patent number: 7190190Abstract: A programmable logic integrated circuit has user-accessible nonvolatile memory for use by the programmable logic. In a specific embodiment, the programmable logic integrated circuit has a programmable logic array portion and a nonvolatile memory array portion. The nonvolatile memory array portion is segregated into a boot data part and a user data partition. The boot data partition holds data for configuring the programmable logic portion on power up, and the user data partition is for use by the programmable logic. A user can store and retrieve data from the user data partition. A built-in oscillator can be programmably connected from the nonvolatile memory portion to the PLD portion.Type: GrantFiled: January 9, 2004Date of Patent: March 13, 2007Assignee: Altera CorporationInventors: Rafael C. Camarota, Tom White
-
Patent number: 7183796Abstract: A reconfigurable processing unit (1) is described which comprises, data flow controlling elements (10), data manipulating elements (20), a configuration memory unit (30) comprising a plurality of memory cells (31a, . . . ) for storing settings of the data flow controlling elements (10) and an address decoder (40) for converting an address into selection signals for the memory cells (31a, . . . ). The reconfigurable processing unit of the invention is characterized in that the address decoder (40) is shared between the configuration memory unit (30) and a further memory unit (20), or between two configuration memory units (30, 30?). This provides for a reduction in memory area of the reconfigurable processing unit (1).Type: GrantFiled: March 17, 2003Date of Patent: February 27, 2007Assignee: NXP BV.Inventor: Katarzyna Leijten-Nowak
-
Patent number: 7183801Abstract: A first configuration controller loads configuration data into a programmable logic device. The first controller is coupled with a first configuration memory and manages couplings of the memory to a first load path. The load path couples to a latch ring, which receives configuration data from the first memory. An array of configuration latches receives the configuration from the latch ring and effects a configuration of the programmable device. A write-back path couples the latch ring and first configuration memory. A write-back controller manages write-back operations of configuration data from the latch ring to the configuration memory. A second configuration controller is coupled to a second configuration memory, which is coupled to a second load path. The second controller and second memory operate like the first. The write-back controller can be configured to couple to the second memory and facilitate development processes by a writing-back developmental configurations.Type: GrantFiled: September 8, 2004Date of Patent: February 27, 2007Assignee: Atmel CorporationInventors: Oliver C. Kao, Nancy D. Kunnari
-
Patent number: 7180328Abstract: A programmable finite state machine (FSM) includes, in part, a first address calculation logic block, a first lookup table, a second address calculation logic block, and a second lookup table. The first address calculation logic block generates an address for the first lookup table based on the received input symbol and the current state. The data stored in first look-up table at the generated address is used by the second address calculation logic block to compute an address for the second lookup table. Data stored in the second lookup table is the next state to which the FSM transitions. The programmable FSMs uses redundant information of the transition table to compress these transitions and thus requires a smaller memory while maintaining a high data throughput. The data in the first and second lookup tables are coded and supplied by a compiler. The FSM operation may optionally be pipelined.Type: GrantFiled: May 21, 2004Date of Patent: February 20, 2007Assignee: Sensory Networks, Inc.Inventors: Stephen Gould, Ernest Peltzer, Robert Matthew Barrie, Michael Flanagan, Darren Williams
-
Patent number: 7180813Abstract: A programmable system device includes an embedded FLASH memory module and an embedded programmable logic device (PLD) module. A sole embedded power supply voltage generator generates a plurality of voltages for use by the FLASH memory module and the PLD module during programming, reading and erasing operations. A switching network receives at least some of the generated voltages and selectively chooses among and between the received generated voltages for application to the FLASH memory module and the PLD module depending on whether that particular module is engaged in programming, reading or erasing operations. A load adjustment circuit controls operation of the sole power supply voltage generator based on whether the generated voltages are being used by the FLASH memory module or the PLD module to account for differences in loading between the FLASH memory module and the PLD module during programming, reading and erasing operations.Type: GrantFiled: December 15, 2004Date of Patent: February 20, 2007Assignee: STMicroelectronics, Inc.Inventors: Stella Matarrese, Luca G. Fasoli, Oron Michael, Cuong Q. Trinh
-
Patent number: 7176715Abstract: Disclosed is a device and method for configuring a register in a PLD to operate as a logical AND gate. So configuring a register allows it to be used in a multiplication carried out by the PLD. A logic element includes a combinatorial logic section and at least one register interconnected with the combinatorial logic section. The register is configured to operate as a logical AND gate. The logic element can include a data input, a clear input, and a load input wherein the load input can be held high, a first bit to be ANDed can be input on the data input and a second bit to be ANDed can be input on the clear input. The logic element can, for example be configured to carry out at least a portion of a multiplication of a multiplicand and a multiplier.Type: GrantFiled: November 4, 2004Date of Patent: February 13, 2007Assignee: Altera CorporationInventor: Marcel LeBlanc
-
Patent number: 7176713Abstract: The present invention relates to electronic circuits that retain identical functionality and performance under RAM and hard-wire ROM fabrication options. An integrated circuit (IC) providing identical functionality and performance in two selectable fabrication options, wherein: a first selectable option comprises a user configurable circuit; and a second selectable option comprises a hard-wired circuit in lieu of said user configurable circuit. Such a programmable to hard-wire conversion provides a significant IC cost reduction at minimal NRE cost and improved reliability.Type: GrantFiled: January 5, 2004Date of Patent: February 13, 2007Assignee: Viciciv TechnologyInventor: Raminda Udaya Madurawe
-
Patent number: 7173840Abstract: In order to program a memory module, some of its inputs are stimulated via internal memory locations of a so-called boundary scan (BSCAN) register that is provided in the form of an IC or ASIC. In order to activate or deactivate a write operation, the control signal input of the memory module, said control signal input being responsible for generating a WRITE_ENABLE signal, is controlled exclusively. The switching over of the WRITE_ENABLE signal from “LOW” to “HIGH” potential and vice versa thus ensues according to two JTAG instructions of an instruction sequence that provides for the generation of a LOW or HIGH level at the setting signal input or resetting signal input of an update flip-flop of the memory location responsible for generating the WRITE_ENABLE signal.Type: GrantFiled: September 3, 2003Date of Patent: February 6, 2007Assignee: Siemens AktiengesellschaftInventors: Karlheinz Krause, Elke Tiemeyer
-
Patent number: 7170316Abstract: A programmable logic array (PLA) latch is disclosed. The PLA latch includes a first logic array, a second logic array and only one output latch. The second logic array is coupled to the first logic array. The output latch is coupled to the second logic array.Type: GrantFiled: November 5, 2004Date of Patent: January 30, 2007Assignee: International Business Machines CorporationInventors: Sang Hoo Dhong, Brian K. Flachs, Joel A. Silberman, Osamu Takahashi
-
Patent number: 7167025Abstract: Some embodiments of the invention provide a configurable integrated circuit (IC). The IC includes at least fifty configurable circuits arranged in an array having a plurality of rows and a plurality of columns. Each configurable circuit for configurably performing a set of operations. At least a first configurable circuit reconfigures at a first reconfiguration rate. The first configurable circuit performs a different operation each time the first configurable circuit is reconfigured. The reconfiguration of the first configurable circuit does not follow any sequential progression through the set of operations of the first configurable circuit.Type: GrantFiled: June 30, 2004Date of Patent: January 23, 2007Inventors: Herman Schmit, Michael Butts, Brad L. Hutchings, Steven Teig
-
Patent number: 7164290Abstract: The embodiments of the present invention relate to the general area of the Field Programmable Gate Arrays, and, in particular to the architecture and the structure of the building blocks of the Field Programmable Gate Arrays. The proposed logic units, as separate units or cluster of units, which are mainly comprised of look-up tables, multiplexers, and a latch, implement functions such as addition, subtraction, multiplication, and can perform as shift registers, finite state machines, multiplexers, accumulators, counters, multi-level random logic, and look-up tables, among other functions. Having two outputs, the embodiments of the logic unit can operate in split-mode and perform two separate logic and/or arithmetic functions at the same time. Clusters of the proposed logic units, which utilize local interconnections instead of traditional routing channels, add to efficiency, speed, and reduce required real estate.Type: GrantFiled: October 26, 2004Date of Patent: January 16, 2007Assignee: KLP International, Ltd.Inventor: Guy Schlacter
-
Patent number: 7164294Abstract: One aspect disclosed herein relates to a method for forming a programmable logic array. Various embodiments of the method include forming a first logic plane and a second logic plane, each including a plurality of logic cells interconnected to implement a logical function. Forming the logic cells includes forming a horizontal substrate with a source region, a drain region, and a depletion mode channel region separating the source and the drain regions, and further includes forming a number of vertical gates located above different portions of the depletion mode channel region. At least one vertical gate is separated from the depletion mode channel region by a first oxide thickness, and at least one of the vertical gates is separated from the depletion mode channel region by a second oxide thickness. Other aspects and embodiments are provided herein.Type: GrantFiled: August 30, 2004Date of Patent: January 16, 2007Assignee: Micron Technology, Inc.Inventors: Leonard Forbes, Kie Y. Ahn
-
Patent number: 7164289Abstract: Memory performance in programmable logic is significantly increased by adjusting circuitry operation to adjust for variations in process, voltage, or temperature. A calibration circuit adjusts control signal timing, dynamically and automatically, to compensate real time to process, voltage, and temperature variation. A feedback system using a control block and a dummy mimicking concept are provided.Type: GrantFiled: January 21, 2005Date of Patent: January 16, 2007Assignee: Altera CorporationInventors: Kok Heng Choe, Edwin Yew Fatt Kok, Kar Keng Chua
-
Patent number: 7162553Abstract: Status signals that are generated by one or more FIFO buffers in a high-speed serial interface (“HSSI”) may be combined with transmitted data samples in order to correlate the status signals to the respective data samples. The combined data and status signals may be transmitted either to the subsequent stages of the HSSI datapath or directly to the PLD via a dedicated path with less latency. The combined data and status signals can be used to determine whether a data sample corresponds to a valid data sample or an idle sequence, thereby allowing a user to control the flow of data.Type: GrantFiled: October 1, 2004Date of Patent: January 9, 2007Assignee: Altera CorporationInventors: Ning Xue, Chong H Lee
-
Patent number: 7157936Abstract: A method and an improved FPGA apparatus for enabling the selective deployment of unused flip-flops or other circuit elements in IO cells and unused decoders or other circuit elements in Look Up Tables (LUT), for core logic functions is provided, comprising disconnecting means for selectively disconnecting unused circuit elements from the IO pad circuitry or from said LUT circuitry, and connecting means for selectively connecting said disconnected circuit elements either to the connection matrix of the core logic or between themselves to provide independently configured functions.Type: GrantFiled: January 17, 2003Date of Patent: January 2, 2007Assignee: STMicroelectronics Pvt. Ltd.Inventors: Rajat Chauhan, Rajesh Kaushik
-
Patent number: 7157935Abstract: A Programmable Logic Device provides efficient scalability for configuration memory programming while requiring reduced area for implementation. The device includes an array of configuration memory cells, a Vertical Shift Register (VSR) connected to the vertical lines of the array of configuration memory cells, a Select Register (SR) connected to the horizontal lines of the array of configuration memory cells, a Horizontal Shift Register (HSR) providing the enable input to the Select Register (SR), and a Configuration State Machine (CSM) which synchronizes the operations of the VSR, SR and HSR.Type: GrantFiled: September 30, 2004Date of Patent: January 2, 2007Assignee: STMicroelectronics Pvt. Ltd.Inventors: Ashish K. Goel, Davinder Aggarwal
-
Patent number: 7157933Abstract: Some embodiments of the invention provide a first configurable integrated circuit (IC) that has a first configurable IC design. The first configurable IC implements a second IC design that is specified for a second IC that is to operate a particular design rate. The first configurable IC includes several configurable logic circuits. Each configurable logic circuit can configurably perform a set of functions. The IC also includes several configurable interconnect circuits that configurably couple the logic circuits. At least several configurable circuits can reconfigure faster than the particular design rate.Type: GrantFiled: June 30, 2004Date of Patent: January 2, 2007Inventors: Herman Schmit, Michael Butts, Brad L. Hutchings, Steven Teig
-
Patent number: 7154299Abstract: An improved Programmable Logic Device architecture that provides more efficient utilization of resources by enabling access to defined circuit elements in the domain of any Programmable Logic Block (PLB) from any other PLB in the device, by incorporating a connecting means in the routing structure for selectively connecting the input or output of the circuit element in the domain of the PLB to the common interconnect matrix connecting all the PLBs together.Type: GrantFiled: April 4, 2003Date of Patent: December 26, 2006Assignee: STMicroelectronics Pvt. Ltd.Inventors: Parvesh Swami, Namerita Khanna, Deepak Agarwal
-
Patent number: 7154298Abstract: A programmable interconnect circuit comprising a plurality of I/O cells arranged into blocks includes a routing structure for each block, wherein each routing structure may programmably route signals between its block's I/O cells and the I/O cells within the remaining blocks.Type: GrantFiled: December 14, 2001Date of Patent: December 26, 2006Assignee: Lattice Semiconductor CorporationInventors: Om P. Agrawal, Jinghui Zhu
-
Patent number: 7154297Abstract: Volatility of a programmable logic device (PLD) or field programmable gate array (FPGA) is selectable to be volatile or nonvolatile. In the volatile mode, configuration or other data of the integrated circuit are lost once power is removed from the integrated circuit. In the nonvolatile mode, configuration or other data is retained even when power is removed from the integrated circuit. Upon power-up, in nonvolatile mode, the integrated circuit does not need external data. In an embodiment, the mode, whether volatile or nonvolatile, may be selected during manufacturing. In other embodiment, the mode may be selected by other means, such as by the user.Type: GrantFiled: January 21, 2005Date of Patent: December 26, 2006Assignee: Altera CorporationInventors: Rafael C. Camarota, Robert Blake
-
Patent number: RE39510Abstract: A field-programmable gate array device (FPGA) having plural rows and columns of logic function units (VGB's) further includes a plurality of embedded memory blocks, where each memory block is embedded in a corresponding row of logic function units. Each embedded memory block has a registered address port for capturing received address signals in response to further-received, address-validating clock signals. Interconnect resources are provided for conveying the address-validating clock signals to address-changing circuitry so that a next address can be generated safely in conjunction with the capturing by the registered address port of a previous address signal.Type: GrantFiled: March 20, 2003Date of Patent: March 13, 2007Assignee: Lattice Semiconductor CorporationInventors: Om P. Agrawal, Herman M. Chang, Bradley A. Sharpe-Geisler, Bai Nguyen