Bus Driving Patents (Class 326/86)
-
Patent number: 11954355Abstract: A system and method for bidirectionally based electrical information storage, processing and communication. Bidirectional memory (tristate) offers the capability to store and interpret multiple bits (Shannon's) of information per memory cell, for structures such as dynamic random-access memory (DRAM), and read-only memory (ROM), and communication circuits, for operation, rather than traditional memory able to store a single “bit” (Shannon) of information per cell. Where, instead of traditional memory cells capable of two possible states (binary digit) and a single defined bit (1 Shannon), bidirectional memory is capable of three states (tristate), where the third information representing state can be a specifically defined state capable of representing multiple bits (multiple Shannon's) for each individual cell, which may be defined to represent a specific sequence of bits (sequence of Shannon's).Type: GrantFiled: January 17, 2020Date of Patent: April 9, 2024Assignee: Atlas Power Technologies Inc.Inventor: Mitchell Miller
-
Patent number: 11923843Abstract: A semiconductor device of an embodiment includes a buffer configured to perform data transmission by turning on and off a first output transistor group and a second output transistor group; a first correction circuit configured to calibrate a resistance value of the buffer by controlling an on-off state of each of first transistors of the first output transistor group; a second correction circuit configured to calibrate the resistance value of the buffer by controlling an on-off state of each of second transistors of the second output transistor group; and a control circuit configured to cause the calibration by the first correction circuit to be performed in a non-communication duration other than a duration of data transmission from the buffer and cause the calibration by the second correction circuit to be performed in a duration other than a duration of the calibration by the first correction circuit.Type: GrantFiled: March 10, 2021Date of Patent: March 5, 2024Assignee: Kioxia CorporationInventor: Toshihiro Yagi
-
Patent number: 11894847Abstract: Technologies for jitter extraction are described. A receiver device includes an analog-to-digital converter (ADC) and a signal processing circuit. The signal processing circuit includes an equalizer block to output current data based on samples from the ADC. A clock-recovery (CR) block includes a timing error detector (TED) or a phase detector to measure a sampling offset. The CR block can use the sampling offset to control sampling of subsequent data by the ADC. A jitter extraction block can use the sampling offset to re-sample the current data to obtain re-sampled data based on the sampling offset to remove jitter from the current data.Type: GrantFiled: August 10, 2022Date of Patent: February 6, 2024Assignee: Mellanox Technologies, Ltd.Inventors: Igal Kushnir, Naor Peretz, Roi Levi
-
Patent number: 11876515Abstract: A transceiver includes a transmitter and a receiver coupled to each other through a first line and a second line. The transmitter transmits a first voltage signal of a second logic level or a fourth logic level, among a first logic level, the second logic level, a third logic level, and the fourth logic level, through the first line. The transmitter transmits a second voltage signal of the first logic level or the third logic level through the second line. The receiver generates an output signal having one of four values based on the first voltage signal and the second voltage signal.Type: GrantFiled: May 26, 2022Date of Patent: January 16, 2024Assignee: SAMSUNG DISPLAY CO., LTD.Inventors: Jong Man Bae, Hyun Su Kim, Jun Dal Kim, Dong Won Park, Young Suk Jung
-
Patent number: 11863355Abstract: The present invention relates to differential receivers, and more particularly to a fail-safe circuit for low-voltage differential signaling (LVDS) receivers having single differential input disconnect detection with a latchable control signal interrupt capability. In operation, the receiver output is applied to a Vout output as long as the control signal is in a normal operating state, and on the first occurrence of a fault condition trigger is applied to the input of a latch, the latch latches applying a fault state to the control signal which causes the Vout output to follow the control signal blocking the receiver output until the latch is reset after the fault has been corrected.Type: GrantFiled: February 17, 2023Date of Patent: January 2, 2024Assignee: Aronix LLCInventors: Arun Narayan Patil, Anand Raghunath Bhave, Varun Kaushik, Harshita Kaushik
-
Patent number: 11863180Abstract: In described examples, a circuit includes a switch. The switch includes first transistors and second transistors. A voltage generation circuit is coupled to the switch. A level shifter is coupled to the voltage generation circuit and is configured to receive a control signal. A logic unit is coupled to the level shifter and the voltage generation circuit. The logic unit is configured to generate a secondary signal. The first transistors are configured to receive the control signal, and the second transistors are configured to receive the secondary signal.Type: GrantFiled: April 29, 2022Date of Patent: January 2, 2024Assignee: Texas Instruments IncorporatedInventors: Divya Kaur, Muthusubramanian N. Venkateswaran, Vinod Menezes
-
Patent number: 11853243Abstract: Capacitive coupling may enable more tightly synchronized operation of components in a multi-domain distributed driver that provides slope-controlled switching of differential signal lines. One illustrative distributed driver includes: a first set of transistors each coupled to drive a first bus line; a first set of delay elements configured to enable and disable the first set of transistors sequentially; a second set of transistors each coupled to drive a second bus line; a second set of delay elements configured to enable and disable the second set of transistors sequentially; and at least one capacitance coupling a first node in the first set of delay elements to a corresponding second node in the second set of delay elements to synchronize signal transitions at the first and second nodes.Type: GrantFiled: November 5, 2021Date of Patent: December 26, 2023Assignee: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLCInventors: Pavel Mares, Jan Plojhar
-
Patent number: 11811249Abstract: A battery-powered system includes a battery pack (10; 71; 81) connected to an electrical equipment (30; 50; 76; 86). The battery pack includes a first positive electrode terminal (11), a first negative electrode terminal (12), a first communication terminal (13), a first data input circuit (23), and a first limiting circuit (D11; D72; D82) that limits a flow of electric current in a direction from the first negative electrode terminal to the first communication terminal via the first data input circuit. The connected equipment includes a second positive electrode terminal (31; 51), a second negative electrode terminal (32; 52), a second communication terminal (33; 53), a second data input circuit (43; 63; 77; 87), and a second limiting circuit (D31; D51; D77; D87) that limits a flow of electric current in a direction from the second negative electrode terminal to the second communication terminal via the second data input circuit.Type: GrantFiled: June 2, 2020Date of Patent: November 7, 2023Assignee: MAKITA CORPORATIONInventors: Minoru Gyoda, Hitoshi Suzuki, Motohiro Omura
-
Patent number: 11804261Abstract: This document describes apparatuses and techniques for termination for single-ended (SE) mode operation of a memory device. In various aspects, a termination circuit can terminate an unused signal line of a differential pair to a ground or power rail using a switch element when operating in the SE mode. The termination circuit may also disconnect the unused signal line from a first input of a differential amplifier and connect a reference voltage to the first input of the differential amplifier. Based on the reference voltage, the differential amplifier amplifies an SE signal received using another signal line of the differential pair at a second input of the differential amplifier to provide a clock signal for memory operations. Thus, the termination circuit may reduce an amount by which noise associated with the unused signal line affects the differential amplifier when the memory device operates in SE mode.Type: GrantFiled: May 6, 2022Date of Patent: October 31, 2023Assignee: Micron Technology, Inc.Inventors: Keun Soo Song, Hyunyoo Lee, Kang Yong Kim
-
Patent number: 11747399Abstract: An integrated circuit (IC) includes logic components and a scan test circuit coupled to the logic components. The IC also includes a scan input pin coupled to the scan test circuit. The IC also includes a scan input/output pin coupled to the scan test circuit. The scan test circuit includes a decoder coupled to at least one of the scan input pin and the scan input/output pin. The decoder includes storage elements configured to store different scan control signals and to output at least one of the different scan control signals in response to a master control signal.Type: GrantFiled: June 29, 2022Date of Patent: September 5, 2023Assignee: Texas Instruments IncorporatedInventors: Mudasir Shafat Kawoosa, Vishal Diwan
-
Patent number: 11742005Abstract: An apparatus may include a first inverter and a second inverter cross-coupled between a first node and a second node to store a signal state represented by complementary voltages at the first node and the second node. The apparatus may further include a first path defined by the second inverter that includes an impedance element to resist a flow of charge suitable to change the signal state. The apparatus may further include the first inverter and a third inverter selectively cross-coupled between the first node and the second node to store a received signal state represented by the complementary voltages at the first node and the second node responsive to an assertion of a write enable signal.Type: GrantFiled: November 29, 2021Date of Patent: August 29, 2023Assignee: Microchip Technology IncorporatedInventor: Victor Nguyen
-
Patent number: 11726943Abstract: CMOS output stages, electrostatic discharge (ESD) protection circuits and input bus-keeper functions are provided that block dc and ac leakage paths within inactive powered-down integrated circuits used in redundant high-reliability system configurations employing cold-sparing to provide backup circuitry. These circuits and methods avoid both undesirable power consumption in a cold-spared backup unit and loading of connected active units when powered down, without compromising performance or functionality of the backup unit when in its active powered state. Inputs and outputs using an analog majority voting principle to implement in-circuit redundancy for on-chip fault tolerance are also provided, incorporating the low-leakage principles of the invention for low power dissipation when powered down. Such on-chip redundancy can harden an IC against various faults, such as single-event effects in high-radiation environments, while maintaining the other advantages in a cold-sparing system.Type: GrantFiled: March 6, 2021Date of Patent: August 15, 2023Assignee: Apogee Semiconductor, Inc.Inventors: Mark Hamlyn, David A. Grant
-
Patent number: 11714772Abstract: A communication device is configured to exchange regular data bidirectionally with counterpart communication device via a regular interface; and to exchange additional data bidirectionally with the counterpart device via an additional interface. The device has a regular pinout corresponding to the regular interface that enables communication of regular data with the counterpart device; and an additional pinout with at least one additional pin, corresponding to the additional interface that enables communication of additional data with the counterpart device. The device has default data handling circuitry communicatively coupled to the additional pin, and configured, in a default mode, to transmit and receive additional default data via the additional pin. The first device has additional function data handling circuitry communicatively coupled to the additional pin and configured, in an active mode, to transmit and receive additional function data via the additional interface.Type: GrantFiled: April 22, 2022Date of Patent: August 1, 2023Assignee: NXP B.V.Inventors: Lucas Pieter Lodewijk van Dijk, Bernd Uwe Gerhard Elend, Janett Habermann, Georg Olma
-
Patent number: 11711079Abstract: An integrated circuit includes first and second bus terminals, a pass-gate transistor, first and rising time accelerator (RTA) control circuits, and first and second falling time accelerator (FTA) control circuits. The pass-gate transistor couples between the first and second bus terminals. The first RTA control circuit couples to the first bus terminal, detects a rising edge on the first bus terminal, and accelerates the rising edge on the first bus terminal. The first FTA control circuit couples to the first bus terminal, detects a falling edge on the first bus terminal having a slope below a threshold, and accelerates the falling edge on the first bus terminal. The second RTA and FTA control circuits function similar to the first RTA and FTA control circuits but with respect to the second bus terminal.Type: GrantFiled: October 20, 2021Date of Patent: July 25, 2023Assignee: Texas Instruments IncorporatedInventors: Michael John Shay, Jonathan Lee Valdez, Kyle Edward Addington, Padmakumar Menon Nambiyath, Huang Huanzhang
-
Patent number: 11705049Abstract: The present application provides a differential signal interface and a display device adopting the differential signal interface. A plurality of different differential signals are transmitted between a transmitting end and a receiving end of the differential signal interface by a plurality of differential pairs. A plurality of moderating modules are disposed between the transmitting end and the receiving end. Each moderating module is connected to a corresponding differential pair and is configured to adjust the impedance of the transmitting end and/or the receiving end such that the impedance of the transmitting end and/or the receiving end matches the impedance of the corresponding differential pair.Type: GrantFiled: October 19, 2020Date of Patent: July 18, 2023Assignee: TCL CHINA STAR OPTOELECTRONICS TECHNOLOGY CO., LTD.Inventor: Hanxian Liu
-
Patent number: 11671280Abstract: A network node for coupling to a communication bus, the node comprising: a receiver configured to receive messages from the communication bus; and a transmitter configured to transmit first messages having a first message format and configured to transmit diagnosis messages having a second message format on the communication bus for use in determination of communication errors, wherein said transmitter is configured to send said one or more diagnosis messages having one or more of: (i) a predetermined pattern of symbols; (ii) a predetermined sending schedule; (iii) a predetermined line encoding method; (iv) a predetermined bit rate; (v) a predetermined position in one or more of the first messages; (vi) a predetermined signalling frequency that is out of a frequency band used for transmission of the first messages; and (vii) a predetermined signal strength different from the signal strength used to send the first messages.Type: GrantFiled: February 5, 2021Date of Patent: June 6, 2023Assignee: NXP B.V.Inventors: Bernd Uwe Gerhard Elend, Matthias Berthold Muth, Steffen Mueller
-
Patent number: 11646737Abstract: A level-shifting output buffer has cascode transistors with varying rather than fixed gate bias voltages. An adaptive regulator bypasses the I/O pad voltage to a regulator output when the I/O begins switching, but later clamps the regulator output to a middle bias voltage. The regulator output can be applied to a supply terminal of a buffer that drives the gate of the cascode transistor. Since the adaptive regulator follows the I/O pad voltage as switching begins, a voltage boost is provided to the gates of the cascode transistors, allowing for higher currents or smaller cascode transistors and preventing over-voltage stress. The adaptive regulator has an n-channel bypass transistor between the I/O pad and the regulator output, and an n-channel clamp transistor between the regulator output and the middle bias, with a gate driven from the I/O pad by either a p-channel gate-biasing transistor or an n-channel gate-biasing transistor.Type: GrantFiled: July 29, 2022Date of Patent: May 9, 2023Assignee: Hong Kong Applied Science and Technology Research Institute Company LimitedInventors: Chit Sang Chan, Chun-Kit Yam
-
Patent number: 11636326Abstract: Provided are computer systems, methods, and devices for operating an artificial neural network. The system includes neurons. The neurons include a plurality of synapses including charge-trapped transistors for processing input signals, an accumulation block for receiving drain currents from the plurality of synapses, the drain currents produced as an output of multiplication from the plurality of synapses, the drain currents calculating an amount of voltage multiplied by time, a capacitor for accumulating charge from the drain currents to act as short-term memory for accumulated signals, a discharge pulse generator for generating an output signal by discharging the accumulated charge during a discharging cycle, and a comparator for comparing an input voltage with a reference voltage. The comparator produces a first output if the input voltage is above the reference voltage and produces a second output if the input voltage is below the reference voltage.Type: GrantFiled: May 6, 2022Date of Patent: April 25, 2023Assignee: blumind Inc.Inventors: John Linden Gosson, Roger Levinson
-
Patent number: 11637903Abstract: A memory device includes a communication circuit configured to communicate a first signal and a second signal; and a selection mechanism coupled to the communication circuit and configured to select between operating the communication circuit the first signal and the second signal (1) independent signals for separate memory operations or (2) a complementary set for a memory operation.Type: GrantFiled: March 18, 2022Date of Patent: April 25, 2023Assignee: Micron Technology, Inc.Inventors: Matthew D. Rowley, Mark Bauer
-
Patent number: 11620900Abstract: Systems, apparatuses and methods may provide for origination camera technology that generates a cell representation of a local space associated with an origination camera in a multicast domain, predicts that an object in the local space will exit the local space and enter one or more adjacent spaces associated with additional cameras in the multicast domain, and sends the cell representation and a trajectory of the object to the additional cameras before the object exits the local space. Additionally, transition camera technology may generate a leader election message based on a multicasted trajectory of an object and a predicted trajectory of the object, send the leader election message from a transition camera to one or more additional cameras in a multicast domain, and track the object in the local space in response to a leader notification message.Type: GrantFiled: June 26, 2020Date of Patent: April 4, 2023Assignee: Intel CorporationInventors: Dario Oliver, Mateo Guzman, Mariano Tepper, Marcos Carranza, Javier Turek, Cesar Martinez-Spessot, Rita Wouhaybi, Javier Felip Leon
-
Patent number: 11585834Abstract: A circuit for a bus system. The circuit includes: a measuring circuit, which is configured to measure a first resistance value between two bus-side terminals of the circuit; an ascertainment circuit, which is configured to ascertain a second resistance value as a function of the first resistance value; and a resistive circuit, which is configured to set a resistor connectable between the two bus-side terminals to the second resistance value.Type: GrantFiled: March 21, 2019Date of Patent: February 21, 2023Assignee: Robert Bosch GmbHInventors: Arthur Mutter, Steffen Walker
-
Patent number: 11581875Abstract: In an integrated circuit, a first current source is coupled between a first supply voltage and a first node. An output stage includes a first current steering PMOS transistor coupled to the first node, a first current steering NMOS transistor including a first current electrode coupled to the first current steering PMOS transistor at a second node, a second current steering PMOS coupled to the first node, and a second current steering NMOS transistor including a first current electrode coupled to the second current steering PMOS transistor at a third node. Voltage at the second node is used to drive a gate of the second current steering PMOS transistor, and voltage at the third node is used to drive a gate of the first current steering PMOS transistor. First and second programmable slew rate pre-drivers provide outputs to the gates of the first and second current steering NMOS transistors, respectively.Type: GrantFiled: October 26, 2021Date of Patent: February 14, 2023Assignee: NXP B.V.Inventors: Khoi Mai, Ashutosh Jain
-
Patent number: 11573268Abstract: Various embodiments relate to a skew detector circuit, including: a logic circuit having two inputs configured to generate a logic 1 output when the two inputs have a logic 0 value and generator a logic 0 output when the two input have a logic 1 value; a first level shifter configured to increase the output of the logic circuit to a higher voltage; a second level shifter configured to increase the output of the first level shifter to a higher voltage; and a voltage regulator configured to produce a first voltage for the logic circuit, a second voltage for the first level shifter, and a third voltage for the second level shift.Type: GrantFiled: September 14, 2021Date of Patent: February 7, 2023Assignee: NXP USA, Inc.Inventors: Siamak Delshadpour, Xu Zhang, Xiaoqun Liu, Kenneth Jaramillo
-
Patent number: 11515877Abstract: A semiconductor integrated circuit of embodiments includes a first MOS transistor configured to control conduction and non-conduction between a reference voltage point and a node, a second MOS transistor connected to the first MOS transistor via the node and configured to apply a voltage equal to or lower than a withstand voltage of the first MOS transistor to the node, a third MOS transistor configured to receive supply of a second voltage higher than the first voltage, and output an output signal of a signal level corresponding to a voltage range of the second voltage, and a switch circuit configured to make a voltage of the node a fixed voltage when the first MOS transistor is in an OFF state.Type: GrantFiled: June 1, 2021Date of Patent: November 29, 2022Assignee: Kioxia CorporationInventor: Toshihiro Yagi
-
Patent number: 11502706Abstract: Certain aspects of the present disclosure are directed to a radio frequency digital-to-analog converter (RFDAC). The RFDAC generally includes a plurality of digital-to-analog (DAC) unit cells. At least one DAC unit cell is capable of being configured in an active state or in a sleep state. For the at least one DAC unit cell, an output impedance of the DAC unit cell in the active state is equal to an output impedance of the DAC unit cell in the sleep state.Type: GrantFiled: October 2, 2020Date of Patent: November 15, 2022Assignee: QUALCOMM IncorporatedInventors: Edward Wai Yeung Liu, Vladimir Aparin
-
Patent number: 11502689Abstract: A communication device is disclosed. The disclosed communication device comprises: a transmission circuit for generating a transmission signal by using a first field effect transistor (FET) and a signal inputted from a first control circuit, and transmitting the transmission signal to a second control circuit; and a reception circuit for generating a reception signal by using a second field effect transistor (FET) and a signal received from the second control circuit, and outputting the reception signal to the first control circuit.Type: GrantFiled: September 4, 2019Date of Patent: November 15, 2022Assignee: Samsung Electronics Co., Ltd.Inventors: Odo Yu, Sunghoon Byeon, Hwasung Kim, Suho Jo, Jonghun Ha
-
Patent number: 11462043Abstract: Various aspects or embodiments of fingerprint sensing are described, for use in fingerprint sensing, for example, over a portion or whole of a screen of a computing device, such as smart phones, tablet computers or other information processing devices. An electronic module, computing apparatus, and a panel are provided. The electronic module includes a slew rate configuring circuit to generate and transmit at least one output signal to a gate on array (GOA) circuit of the panel; and a fingerprint sensing control circuit, coupled to fingerprint sensing elements of the panel, to generate and transmit control signals to the GOA circuit, wherein the fingerprint sensing control circuit controls the GOA circuit to generate reset signals according to the at least one output signal to reset the fingerprint sensing elements respectively and the slew rate configuring circuit controls a slew rate of a falling edge of each reset signal.Type: GrantFiled: March 25, 2021Date of Patent: October 4, 2022Assignee: Novatek Microelectronics Corp.Inventor: Jung-Chen Chung
-
Patent number: 11437089Abstract: An integrated circuit device includes a sense amplifier configured to sense a voltage change of a bit line, wherein the sense amplifier includes: a sense amplifier unit connected to the bit line and a complementary bit line, configured to sense the voltage change of the bit line in response to a control signal, configured to adjust voltages of a sensing bit line and a complementary sensing bit line based on the sensed voltage change, and including a first PMOS transistor and a first NMOS transistor; and a first offset canceling unit connecting the bit line to the complementary sensing bit line in response to an offset canceling signal, and including a first offset canceling transistor arranged between the first NMOS transistor and the first PMOS transistor, wherein the first offset canceling transistor shares a common impurity region with the first NMOS transistor.Type: GrantFiled: April 30, 2021Date of Patent: September 6, 2022Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Taesung Kang, Youngkyu Lee, Kyoungmin Kim, Ilgweon Kim, Bokyeon Won, Seokjae Lee, Sungho Jang, Joon Han
-
Patent number: 11388032Abstract: Apparatuses and methods for pre-emphasis control are described. An example apparatus includes a pull-up circuit and a pull-down circuit. The pull-up circuit is configured to receive a pull-up data activation signal and drive a data terminal to a pull-up voltage responsive to an active pull-up data activation signal. The pull-down circuit is configured to receive a pull-down activation signal and drive a data terminal to a pull-down voltage responsive to an active pull-down data activation signal. The example apparatus further includes a pre-emphasis circuit that includes a pre-emphasis timing control circuit configured to provide a timing control signal, and further includes a logic circuit. A pre-emphasis control signal based on at least one of the pull-up and pull-down data activation signals is provided to control providing pre-emphasis having a timing based on a mode of operation.Type: GrantFiled: January 19, 2021Date of Patent: July 12, 2022Assignee: Micron Technology, Inc.Inventors: Tetsuya Arai, Chihoko Yokobe, Guangcan Chen
-
Patent number: 11387753Abstract: A semiconductor integrated circuit includes a control circuit that supplies, in accordance with a drive mode, drive signals to first to fourth switching elements connected to first and second output ends that supply excitation current and a power source and a ground therebetween, and the drive mode includes a discharge mode that turns ON the first and third switching elements on the power source side and a discharge mode that turns ON the second and fourth switching elements on the ground side.Type: GrantFiled: February 12, 2020Date of Patent: July 12, 2022Assignees: KABUSHIKI KAISHA TOSHIBA, TOSHIBA ELECTRONIC DEVICES & STORAGE CORPORATIONInventor: Hideki Kimura
-
Patent number: 11380378Abstract: A clock driver comprises: a clock detector for receiving a plurality pairs of input clock signals of a predetermined clocking protocol, and for generating a protocol identifier indicative of the predetermined clocking protocol; a phase locking loop (PLL) module coupled to receive at least one pair of the plurality pairs of input clock signals, and for generating at least one pair of reference clock signals according to the received at least one pair of input clock signal; and a plurality of multiplexers coupled to the clock detector and to the PLL module. Each multiplexer is configured for receiving one pair of the plurality pairs of input clock signals and one pair of the at least one pair of reference clock signals, and selectively outputting, according to the protocol identifier, the pair of input clock signals and the pair of reference clock signals to drive a group of memory chips.Type: GrantFiled: September 25, 2021Date of Patent: July 5, 2022Assignee: MONTAGE TECHNOLOGY (KUNSHAN) CO., LTD.Inventors: Yibo Jiang, Leechung Yiu, Christopher Cox, Lizhi Jin
-
Patent number: 11300848Abstract: This disclosure relates generally to optically-switchable devices, and more particularly, to systems, apparatus, and methods for controlling optically-switchable devices. In some implementations, an apparatus for controlling one or more optically-switchable devices includes a processing unit, a voltage regulator and a polarity switch. The processing unit can generate: a command voltage signal based on a target optical state of an optically-switchable device, and a polarity control signal. The voltage regulator can receive power at a first voltage and increase or decrease a magnitude of the first voltage based on the command voltage signal to provide a DC voltage signal at a regulated voltage. A polarity switch can receive the DC voltage signal at the regulated voltage to maintain or reverse a polarity of the DC voltage signal based on the polarity control signal.Type: GrantFiled: September 12, 2019Date of Patent: April 12, 2022Assignee: VIEW, INC.Inventors: Stephen Clark Brown, Dhairya Shrivastava
-
Patent number: 11226901Abstract: A method for initializing functional blocks on an electronic chip includes writing a programmable broadcast address to one or more functional blocks in a broadcast group; setting the one or more functional blocks in the broadcast group to a broadcast enable mode; writing one or more transactions to the programmable broadcast address; and disabling the broadcast enable mode.Type: GrantFiled: July 31, 2019Date of Patent: January 18, 2022Assignee: Hewlett Packard Enterprise Development LPInventor: John E. Tillema
-
Patent number: 11221398Abstract: A device may include a test signal generator and a receive antenna input. The device may include a switchable impedance matching circuit, coupled to the test signal generator and to a receive chain, to cause an impedance matching between the test signal generator and a component of the receive chain to be increased during a monitoring phase. The impedance matching during the monitoring phase enables one or more measurements based on a test signal generated by the test signal generator. The switchable impedance matching circuit may cause a partial impedance mismatching between the test signal generator and the component of the receive chain during a verification phase associated with verifying a return of the switchable impedance matching circuit to an impedance matching caused during the operational phase. The device may include a control circuit to verify operation of the returning of the switchable impedance matching circuit in the verification phase.Type: GrantFiled: August 20, 2019Date of Patent: January 11, 2022Assignee: Infineon Technologies AGInventor: Grigory Itkin
-
Patent number: 11194419Abstract: A touch sensor display device and an interface method thereof are provided. The touch sensor display device comprises a display panel in which a touch panel, gate lines, data lines, sensing lines, and subpixels are disposed; a gate driver circuit drives the gate lines; a data driver circuit drives the data lines; a touchscreen driver circuit drives the sensing lines, and includes a sleep module which controls switching to a sleep mode, and a wake-up module which performs a wake-up function to cancel and return to a normal state, and transmitting a sleep mode signal pattern or a wake-up signal pattern to the micro control unit; and a micro control unit determining whether a touch is detected, by the touchscreen driver circuit. Accordingly, power consumption is reduced in the display device. A mode change is performed by a driver circuit to enable rapid mode changes while reducing power consumption.Type: GrantFiled: December 5, 2019Date of Patent: December 7, 2021Assignee: LG Display Co., Ltd.Inventors: JuneGun Chung, Youngwoo Jo
-
Patent number: 11063561Abstract: A receiver circuit with input common mode voltage sensing is provided. The receiver circuit is applied to a controller area network and comprises a resistor assembly, connected with a high end and a low end of the controller area network, a common mode voltage sensor and a receiving amplifier. The resistor assembly bucks voltage, respectively generating the high end and low end voltage divisions at first and second nodes and outputting the voltage divisions to the receiving amplifier to generate a resultant signal to an output end of the controller area network. The common mode voltage sensor is connected between the resistor assembly and the receiving amplifier, and able to sense the common mode voltage on bus and control the voltage on center tap of the resistor assembly so the receiver circuit for controller area network can receive the differential signal with a much wider input common mode range.Type: GrantFiled: July 29, 2020Date of Patent: July 13, 2021Assignee: Amazing Microelectronic Corp.Inventor: Hsun-Hsiu Huang
-
Patent number: 11003615Abstract: A method to transmit data over a single-wire bus wherein a first communication channel is defined by pulses of different durations according to the state of the transmitted bit and depending on a reference duration, and a second communication channel is defined by the reference duration.Type: GrantFiled: February 2, 2017Date of Patent: May 11, 2021Assignee: STMICROELECTRONICS (ROUSSET) SASInventors: Gilles Bas, Hervé Chalopin, François Tailliet
-
Patent number: 10693685Abstract: A transmission device according to the disclosure includes a driver section that is able to transmit a data signal by using three or more predetermined number of voltage states and set voltages in each of the voltage states; and a control section that sets an emphasis voltage that is based on a transition among the predetermined number of the voltage states, and thereby causes the driver section to perform emphasis.Type: GrantFiled: January 18, 2017Date of Patent: June 23, 2020Assignee: Sony CorporationInventors: Hiroaki Hayashi, Hideyuki Suzuki, Takahiro Shimada, Masatsugu Sugano
-
Patent number: 10649926Abstract: A value representative of a duration of the low state of a synchronization signal on a bus is measured and then compared with a threshold value. The threshold value is stored in a memory and the measured value represents, in a first comparison, a longest duration of the low states of the synchronization signal.Type: GrantFiled: October 1, 2018Date of Patent: May 12, 2020Assignee: STMicroelectronics (Rousset) SASInventor: Francois Tailliet
-
Patent number: 10630266Abstract: A buffer amplifier configured to perform voltage switching (DC bias voltage switching). The buffer amplifier includes first and second amplification blocks corresponding to first and second channels, respectively, first and second output buffer units controlled by output levels of the first and second amplification blocks, and a switch unit configured to connect or disconnect the first or second amplification block to or from the first or second output buffer unit. The switch unit includes a first switch unit configured to connect or disconnect one of the first and second amplification blocks to or from the first output buffer unit based on or in response to a control signal and a second switch unit configured to connect or disconnect another one of the first and second amplification blocks to or from the second output buffer unit based on or in response to the control signal.Type: GrantFiled: February 7, 2019Date of Patent: April 21, 2020Assignee: DB HiTek Co., Ltd.Inventor: Ik-Hyun Kim
-
Patent number: 10541684Abstract: An input/output circuit including: a first transistor that, based on an input signal and an enable signal input to an enable terminal that switches a validity and invalidity of an output, drives a load connected between an output terminal and an external power supply; a first switch provided between the input terminal and a control terminal of the first transistor, and including a first switching terminal that switches between connecting or blocking the input signal; and a switch control section that controls the first switching terminal based on the enable signal, wherein, when a logic of the enable signal has transitioned, the switch control section controls the first switching terminal to cause the first switch to be in a connecting state for a predetermined period, to input the input signal to the control terminal of the first transistor, and to suppress a current flowing to the load.Type: GrantFiled: November 27, 2018Date of Patent: January 21, 2020Assignee: LAPIS SEMICONDUCTOR CO., LTD.Inventor: Katsuyoshi Yagi
-
Patent number: 10318700Abstract: A computer-implemented method modifies a manufacturing process for integrated circuits. One or more processors receive sensor readings that identify failed integrated circuits from a batch of integrated circuits, where each of the integrated circuits includes a set of dynamic random access memory (DRAM) chips and a memory buffer, where the memory buffer provides an interface between a memory controller and the DRAM chips. The processor(s) identify, based on the sensor readings, a performance trending estimate of DRAM failures versus memory buffer failures in the identified failed integrated circuits. The processor(s) predict a fault analysis (FA) pareto based on the performance trending estimate, a location and address of each DRAM in the identified failed integrated circuits, and a wafer location on the wafer die on which each memory buffer that has the memory buffer failure, such that a manufacturing process for the integrated circuits is modified based on the FA pareto.Type: GrantFiled: September 5, 2017Date of Patent: June 11, 2019Assignee: International Business Machines CorporationInventors: Steven B. Gold, Wen Wei Low, Feng Xue, Yvonne Chii Yeo, Jung H. Yoon
-
Patent number: 10236883Abstract: A circuit includes a first driver unit and a second driver unit. The first driver unit is configured to generate a first output signal in response to a data signal and an enable signal, and drive the first output signal towards a power supply voltage, or towards a reference voltage, or hold the first output signal at a previous voltage level. The second driver unit is configured to generate a second output signal in response to the data signal and the enable signal, and drive the second output signal towards the power supply voltage, or towards the reference voltage, or hold the second output signal at a previous voltage level. The first output signal and the second output signal are complementary to each other.Type: GrantFiled: August 23, 2017Date of Patent: March 19, 2019Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY LTD.Inventor: Jack Liu
-
Patent number: 10223951Abstract: A scanning direction control circuit includes a selection control circuit configured to output a first control signal to a start signal reception control circuit and output a second control signal to a direction control circuit; the start signal reception control circuit configured to, under the control of the first control signal, enable a scanning pulse signal input end to be electrically coupled to a forward scanning start signal input end during forward scanning, and enable the scanning pulse signal input end to be electrically coupled to a backward scanning start signal input end during backward scanning; and the direction control circuit configured to, under the control of the second control signal, output a forward scanning control signal to a scanning direction control end during forward scanning, and output a backward scanning control signal to the scanning direction control end during backward scanning.Type: GrantFiled: November 29, 2017Date of Patent: March 5, 2019Assignees: BOE TECHNOLOGY GROUP CO., LTD., HEFEI XINSHENG OPTOELECTRONICS TECHNOLOGY CO., LTDInventors: Hao Shang, Zhidong Yuan, Tao Zhang
-
Patent number: 10211840Abstract: A charge pump driver circuit comprises an output stage and a current generator component. The output stage is arranged to receive at an input node thereof a control current signal and comprises a resistance network coupled between the input node thereof and a reference voltage node and arranged to provide a resistive path through which the control current signal flows. The output stage is arranged to generate at an output node thereof a charge pump control voltage signal based on the voltage level at the input node thereof. The current generator component is arranged to receive an indication of a voltage level of a charge pump output signal, and to generate a feedback current dependent on the voltage level of the output signal, wherein the feedback current is injected into the resistive path of the resistance network through which the control current signal flows.Type: GrantFiled: January 20, 2017Date of Patent: February 19, 2019Assignee: NXP USA, Inc.Inventors: Pierre Pascal Savary, Dominique Delbecq, Birama Goumballa
-
Patent number: 10187147Abstract: A signal decoding method which enables communication between various devices is disclosed according to one aspect. The signal decoding method includes: a step SF1 of determining whether or not a Datapart length that is a bit length of a data part included in a packet of a visible light signal is an eight bit; and a step SF2 of decoding the data part according to a result of the determination of the Datapart length, and, in step SF2, the decoding is performed according to LSB first when it is determined in step SF1 that the Datapart length is not an eight-bit length, and the decoding is performed according to MSB first when it is determined in step SF1 that the Datapart length is the eight-bit length.Type: GrantFiled: May 15, 2017Date of Patent: January 22, 2019Assignee: PANASONIC INTELLECTUAL PROPERTY CORPORATION OF AMERICAInventors: Hideki Aoyama, Mitsuaki Oshima
-
Patent number: 10176136Abstract: A system on chip, semiconductor device, and/or method are provided that include a plurality of masters, an interface, and a semaphore unit. The interface interfaces the plurality of masters with a slave device. The semaphore unit detects requests of the plurality of masters, controlling the salve device, about an access to the interface and assigns a semaphore about each of the plurality of masters by a specific operation unit according to the detection result.Type: GrantFiled: February 20, 2018Date of Patent: January 8, 2019Assignee: Samsung Electronics Co., Ltd.Inventors: DongSik Cho, Jeonghoon Kim, Rohitaswa Bhattacharya, Jaeshin Lee, Honggi Jeong
-
Patent number: 10082532Abstract: The present disclosure provides a detection circuit and a method for detecting an abnormal interface coupling. The detection circuit includes: a power circuit; a first USB interface, including a first power wire and a first signal wire, in which a power end of the first power wire is coupled to the power circuit; a second USB interface, including a second power wire and a second signal wire, in which the second USB interface is coupled with the first USB interface, such that the second signal wire is coupled with the first signal wire; and a controller, configured to acquire a voltage difference between a voltage of the first power wire and a voltage of the second power wire, and to determine whether the interface coupling is abnormal according to the voltage difference.Type: GrantFiled: May 8, 2014Date of Patent: September 25, 2018Assignee: GUANGDONG OPPO MOBILE TELECOMMUNICATIONS CORP., LTD.Inventors: Jialiang Zhang, Kewei Wu, Jie Wu, Xingwei Yuan, Feiwu Shuai
-
Patent number: 10033360Abstract: Some embodiments include apparatuses having input nodes to receive input signals, output nodes to provide output signals, a first stage including a first pair of input transistors, the first pair of transistors including gates coupled to the input nodes, a second stage including a second pair of input transistors, the second pair of transistors including gates coupled to the input nodes, and a third stage including inverters coupled to the output nodes. The inverters are coupled to the first and second stages at the same nodes to switch the output signals between different voltages based on the input signals.Type: GrantFiled: December 8, 2016Date of Patent: July 24, 2018Assignee: Intel CorporationInventor: Chee Hong Aw
-
Patent number: RE48678Abstract: A display and an operating method thereof are provided. The display includes a display panel, a timing controller, and a plurality of source drivers. The timing controller has a plurality of signal output terminals. The source drivers are coupled to the timing controller and the display panel. The timing controller outputs a plurality of training packets to the source drivers. When the source drivers lock a clock of the timing controller according to the training packets, the timing controller outputs a plurality of control packets and a plurality of color data packets to the source drivers. The source drivers respectively output a plurality of pixel voltages corresponding to the color data packets to the display panel according to the corresponding control packets. The training packets, the control packets, and the color data packets are serially transmitted to the source drivers via the signal output terminals.Type: GrantFiled: July 4, 2017Date of Patent: August 10, 2021Assignee: HIMAX TECHNOLOGIES LIMITEDInventors: Hsin-Chia Su, Jia-Hao Wu, Chuan-Che Lee