Field-effect Transistor Patents (Class 326/95)
-
Patent number: 6833735Abstract: A complementary metal oxide semiconductor (CMOS) low-power, high speed logic circuit consisting of a cascaded chain of stages. The first stage is a pulsed domino logic circuit having one or more logic signal inputs for receiving data signals, and a timing input for receiving a clocking pulse that conditions the input pulse domino stage for evaluation during a brief window of time. The output of the pulsed domino circuit is connected to a chain of series-connected skewed static logic gates, each having the channel sizes of its pull-up and pull-down transistors ratioed to a produce, from gate-to-gate in the static logic chain, alternating fast high-to-low and low-to-high transitions for the information carrying leading edge of said input data signals. The use of a pulsed domino first stage driving a chain of skewed logic static gates reduces power consumption but retains the speed of conventional domino logic circuits.Type: GrantFiled: December 31, 2002Date of Patent: December 21, 2004Assignee: Intel CorporationInventors: Sudarshan Kumar, Jiann-Cherng Lan, Snehal Jariwala, Wenjie Jiang
-
Patent number: 6831482Abstract: A latch is provided which includes: a transparent catch latch having a data input, a data output and a control node arranged to receive a catch signal; a transparent pass latch having a data input connected to the data output of the transparent catch latch at an internal storage node, a data output, and a control node arranged to receive a pass signal; and logic circuitry having an enable input and a clock input connected to provide a gated clock signal to provide one of said catch signal and said pass signal. In another aspect an integrated circuit is provided with input and output guard flops, each including a transparent catch latch and a transparent pass latch, and further including a logic gate with an enable input and a clock input connected to provide a gated clock signal to at least one of the transparent pass latch of the input guard-flop and transparent catch latch of the output guard flop.Type: GrantFiled: May 9, 2003Date of Patent: December 14, 2004Assignee: Azuro (UK) LimitedInventors: Paul Alexander Cunningham, Stephen Paul Wilcox
-
Patent number: 6828827Abstract: A complementary input dynamic logic circuit for evaluating a complex logic function including complementary input dynamic logic circuits, P-channel devices, an inverter/driver for providing an inverted clock signal, and N-channel pass devices. Each complementary input dynamic logic circuit determines a complementary AND function for a corresponding one of multiple sets of AND terms and indicates the complementary AND function via a corresponding one of multiple preliminary evaluation nodes. The P-channel devices are coupled in series between a source voltage and an output evaluation node. Each series-coupled P-channel device has a gate coupled to a corresponding preliminary evaluation node. The N-channel pass devices are coupled in parallel between the output evaluation node and the inverter/driver. Each N-channel pass device has a gate coupled to a corresponding preliminary evaluation node.Type: GrantFiled: March 21, 2003Date of Patent: December 7, 2004Assignee: IP-First, LLCInventors: Mir Azam, Raymond A. Bertram
-
Patent number: 6828826Abstract: Clocked half-rail differential logic circuits are activated by a delayed clock. According to the invention, when clocked half-rail differential logic circuits of the invention are cascaded together, a delayed clock is provided for each clocked half-rail differential logic circuit and each delayed clock is timed to at least the delay of the previous clocked half-rail differential logic circuit. Consequently, according to the invention, a delay time is introduced to ensure each clocked half-rail differential logic circuit of the invention is switched or “fired” only after it has received an input from the previous clocked half-rail differential logic circuit stage. According to the invention, this is achieved without the use of complicated control circuitry.Type: GrantFiled: August 9, 2001Date of Patent: December 7, 2004Assignee: Sun Microsystems, Inc.Inventor: Swee Yew Choe
-
Patent number: 6825695Abstract: Several local clock buffers are disclosed, each including an input section and an output section. The input sections are substantially identical, and include control logic and gating logic. The control logic produces a gating signal dependent upon multiple control signals and a time-delayed global clock signal. The gating logic produces an intermediate clock signal dependent upon the global clock signal and the gating signal. The output section produces at least one local clock signal dependent upon the intermediate clock signal. In one embodiment, the output section produces a first local clock signal dependent upon the intermediate clock signal and a second local clock signal dependent upon the first local clock signal. In another embodiment, the gating logic produces the intermediate clock signal dependent upon the global clock and gating signals and a feedback signal. The output section produces the feedback signal and one or more local clock signals.Type: GrantFiled: June 5, 2003Date of Patent: November 30, 2004Assignee: International Business Machines CorporationInventors: Sang Hoo Dhong, Joel Abraham Silberman, Osamu Takahashi, James Douglas Warnock, Dieter Wendel
-
Patent number: 6825691Abstract: According to one form, a latch has an output node and sublatches. The sublatches each have an output node coupled to input circuitry and feedback circuitry coupled to the sublatch's output node for reinforcing an output signal of the sublatch. The sublatches are operable to receive a data signal at their respective input circuitry and to generate output signals on their respective output nodes. At least one sublatch output node is coupled to the latch output node. The output nodes of other ones of the sublatches are connected in the latch such that if any one of the sublatches is subjected to a radiation induced erroneous change of state the output signals of the other sublatches reduce an effect of the change on the latch output signal. The latch also includes a number of scanning-mode control switches coupled to ones of the sublatches for scanning data in or out.Type: GrantFiled: June 5, 2003Date of Patent: November 30, 2004Assignee: International Business Machines CorporationInventors: Sam Gat-Shang Chu, Peter Juergen Klim, Michael Ju Hyeok Lee, Jose Angel Paredes
-
Patent number: 6825694Abstract: A flip-flop circuit that includes a set of three p-channel connectors connected in parallel between a supply voltage (Vdd) and a first control node. The circuit further includes three n-channel transistors connected in series between the first control node and Vss. The first control node controls the gate of a p-channel transistor connected between Vdd and an output node. A set of n-channel transistors is connected between the output node and ground. The gates of these transistors are controlled by the clock signal, a delayed clock signal, and an inverted copy of the data signal, which is provided, via a control inverter, to a second control node. The first control node drives the output node to a first state and the second control node drives the output node to a second state. The first and second control nodes are preferably decoupled.Type: GrantFiled: September 26, 2002Date of Patent: November 30, 2004Assignee: International Business Machines CorporationInventor: Seung-Moon Yoo
-
Patent number: 6822478Abstract: A circuit for capturing data from a bus having a flip-flop register, comparison logic and clock logic. The comparison logic determines whether any bit on the bus has changed logic state. If a bit has changed state, the comparison logic asserts an enable signal which causes the clock logic to clock the register. Accordingly, data from the bus is not clocked through the register unless the data has actually changed state and the comparison logic itself determines whether different data is present on the bus.Type: GrantFiled: June 28, 2002Date of Patent: November 23, 2004Assignee: Texas Instruments IncorporatedInventor: Tony T. Elappuparackal
-
Patent number: 6822481Abstract: A clock gating circuit reduces the power dissipation in a digital circuit including at least one functional block by gating the clock signal at an input to a clock tree feeding the functional block. The clock gating circuit includes a logic gate that receives a clock signal and a clock disable signal generated by the functional block, and gates the clock signal at the input to the clock tree feeding the functional block. Further, a global signal generator is provided to transmit a global signal to each of the functional blocks to prevent the generation of clock disable signals, when necessary, such as during testing of chips.Type: GrantFiled: June 12, 2003Date of Patent: November 23, 2004Assignee: Agilent Technologies, Inc.Inventors: Vamsi K. Srikantam, Airell Richard Clark, II
-
Patent number: 6822482Abstract: A first dynamic logic circuit has an output node on which a scan value is provided during scan. One of one or more second dynamic logic circuits has an input coupled to the output node of the first dynamic logic circuit, and an output of the second dynamic logic circuits is sampled in response to the scan value during scan. In one embodiment, clock generation circuitry may be included which generates a first clock, a second clock, and a third clock. At least one evaluate pulse on the first clock prior is generated prior to sampling the output of the second dynamic logic circuits, the first clock controlling at least the evaluation of the second dynamic logic circuits. The second and third clocks are generated to isolate the output node from inputs to the first dynamic logic circuit responsive to the scan mode signal indicating that scan is active.Type: GrantFiled: November 17, 2003Date of Patent: November 23, 2004Assignee: Broadcom CorporationInventor: Brian J. Campbell
-
Patent number: 6806739Abstract: A cycle latch includes a control circuit which increases the pull-up rate of a storage node by conditionally discharging the feedback node in a cross-coupled inverter keeper structure. The cycle latch includes an NMOS transistor switch for transferring an input value to the storage node, and two more NMOS transistors connected in series for performing the function of the control circuit. By connecting the storage node to a pre-discharged feedback node and then driving the latch with a low-swing clock, improved performance in terms of delay times, energy consumption, and robustness is achieved.Type: GrantFiled: December 30, 2002Date of Patent: October 19, 2004Assignee: Intel CorporationInventors: Dejan Markovic, James W. Tschanz, Vivek K. De
-
Patent number: 6806737Abstract: A circuit and method for accelerating bus line communication in an integrated circuit is disclosed. High speed transmission of signals along a bus line is achieved by driving a series of bus line segments with their own bi-directional bus amplification circuits. Because each bus line segment has less capacitive loading than longer non-segmented bus lines, voltage reversal, or data inversion of a pair of complementary lines of a bus line segment is accomplished at high speed. Each bi-directional bus amplification circuit includes a precharge circuit for precharging each complementary pair of lines to known logic levels, and a drive circuit for changing the logic level of each line.Type: GrantFiled: March 21, 2003Date of Patent: October 19, 2004Inventors: Raymond Jit-Hung Sung, John Conrad Koob, Tyler Lee Brandon, Duncan George Elliot
-
Patent number: 6803793Abstract: A circuit arrangement uses differential pass transistor logic, a low voltage swing and charge recycling to save power, in which the swing voltage is reduced, but the supply voltage is not reduced, thereby maintaining the transistor device current and avoiding speed degradation. SOI devices including an adder, which uses this circuit arrangement, can avoid the body effect to long pass transistor network and improve the speed at lower supply voltage.Type: GrantFiled: February 1, 2002Date of Patent: October 12, 2004Assignee: Fujitsu LimitedInventor: Atsuki Inoue
-
Patent number: 6801056Abstract: A monotonic dynamic-static pseudo-NMOS logic circuit comprises a dynamic logic circuit having a clock input and having an output configured to be pre-charged high when a low clock signal is provided to the clock input; and a static logic circuit having a clock bar input and having an output configured to be precharged low when a high value of the complement of the clock signal is provided to the clock bar input. A logic gate array comprises a plurality of vertical ultrathin transistors coupled together.Type: GrantFiled: October 29, 2002Date of Patent: October 5, 2004Assignee: Micron Technology, Inc.Inventor: Leonard Forbes
-
Patent number: 6801057Abstract: The SOI dynamic logic circuits comprises series and parallel pull-down networks (260) that comprise MOS transistors configured in series or parallel. Each pull down network comprises at least one PMOS transistor (270).Type: GrantFiled: August 16, 2001Date of Patent: October 5, 2004Assignee: Texas Instruments IncorporatedInventor: Xiaowei Deng
-
Publication number: 20040183569Abstract: Clocked half-rail differential logic circuits with single-rail logic and sense amplifier of the invention do not include complementary logic elements. According to the invention, the complementary logic function of the prior art is replaced by a single transistor appropriately sized to provide the complementary output. In addition, the clocked half-rail differential logic circuits are activated by a delayed clock and include a sense amplifier circuit that is triggered by a second delayed clock. The addition of the sense amplifier circuit, and second delayed clock signal, allows the sense amplifier circuit to act as the driver and therefore there is no need for increasing the size of the differential logic block to provide a driver function.Type: ApplicationFiled: March 20, 2003Publication date: September 23, 2004Inventor: Swee Yew Choe
-
Patent number: 6794901Abstract: An integrated circuit that includes a dynamic logic gate having an output node at which a logical output value of the logic gate is detected and also includes a circuit for selectable alteration of the soft error susceptibility of the dynamic logic gate.Type: GrantFiled: August 29, 2002Date of Patent: September 21, 2004Assignee: International Business Machines CorporationInventors: Kerry Bernstein, Philip G. Emma, John A. Fifield, Paul D. Kartschoke, Norman J. Rohrer, Peter A. Sandon
-
Patent number: 6794902Abstract: Methods and systems for improving a logic circuit are described. By using a voltage reducer for connecting a power-supply to a virtual ground, the voltage reducer reduces the voltage supplied by the power-supply to the virtual ground during one phase of the clock, thereby increasing the speed and efficiency of the logic circuit.Type: GrantFiled: June 14, 2002Date of Patent: September 21, 2004Assignee: Sun Microsystems, Inc.Inventors: Matthew E. Becker, Harry R. Fair, III, Marc E. Lamere, Jonathan A. White
-
Patent number: 6789099Abstract: A 64-bit adder implemented in partially depleted silicon on insulator technology and having two levels of lookahead uses a dynamic eight-bit carry module containing a cascode evaluation tree employing a chain of source followers that feeds a sense amplifier, thereby obtaining benefits from high initial drive, low variation in body voltage, resulting in low variation in history-dependent delay, reduced noise sensitivity and noise-based delay.Type: GrantFiled: June 10, 2002Date of Patent: September 7, 2004Assignee: International Business Machines CorporationInventors: Jae-Joon Kim, Ching-Te K. Chuang, Rajiv V. Joshi, Kaushik Roy
-
Patent number: 6784697Abstract: Clocked half-rail differential logic circuits with sense amplifier and shut-off are activated by a delayed clock and include a sense amplifier circuit that is triggered by a second delayed clock and a shut-off device. The addition of the sense amplifier circuit, and second delayed clock signal allows the sense amplifier circuit to act as the driver and therefore there is no need for increasing the size of the differential logic network to provide a driver function. The addition of the shut-off device provides a half-rail differential logic circuit with shut-off that does not experience the large or “dip” experienced by prior art half-rail differential logic circuits and is therefore more power efficient.Type: GrantFiled: October 15, 2002Date of Patent: August 31, 2004Assignee: Sun Microsystems, Inc.Inventor: Swee Yew Choe
-
Patent number: 6784695Abstract: A domino circuit topology that includes a dynamic circuit, logic circuit, and static circuit. The domino circuit includes a dynamic circuit, logic circuit, and static circuit coupled through a central node. The dynamic circuit includes a pre-charge circuit and a keeper circuit for pre-charging the central node and keeping the central node at its current voltage level. The static circuit provides a static output for the domino circuit. The logic circuit provides logical functions for input signals. In addition, the domino circuit can include an isolation transistor coupled between the central node and the logic circuit.Type: GrantFiled: February 21, 2003Date of Patent: August 31, 2004Assignee: Intel CorporationInventors: Hans L. Yeager, Scott E. Siers, Brian T. Ormson
-
Patent number: 6784694Abstract: A CMOS sequential logic circuit for an edge triggered flip-flop to lower power consumption in very large scale integrated (VLSI) circuit designs is disclosed. The circuit includes a plurality of PMOS transistors and a plurality of NMOS transistors. The PMOS and NMOS transistors are matched and joined as a data-sampling front end and a data-transferring back end to provide an output based on an input signal fed to a pair of transistor gates. Outputs from the pair of transistor gates charge and discharge internal nodes which connect the data-sampling front end to the data-transferring back end. The internal nodes also include a first latch that connects to a first internal node, and a second latch that connects to a second internal node. The latches prevent a floating voltage state for each of the first and second internal nodes and reduce power consumption during flip-flop transitions.Type: GrantFiled: April 18, 2002Date of Patent: August 31, 2004Assignee: The Board of Trustees of the University of IllinoisInventors: Chulwoo Kim, Sung-Mo Kang
-
Patent number: 6781419Abstract: A system for controlling the duty cycle of a clock signal. The system includes a duty cycle adjustment circuit that receives an input clock signal and generates an output clock signal. The duty cycle adjustment circuit charges a capacitor when the input clock signal has a first logic level and discharges the capacitor with the input clock signal has a second logic level. The rates of charge and discharge are controlled by first and second control signals. When the capacitor has been charged to a first transition level, the output clock signal transitions to a first logic level, and when the capacitor has been discharged to a second transition level, the output clock signal transitions to a second logic level. The first and second control signals are supplied by a feedback circuit, which is implemented using an integrator circuit that receives the output clock signal and generates a feedback signal indicative of the duty cycle of the output clock signal.Type: GrantFiled: February 13, 2002Date of Patent: August 24, 2004Assignee: Micron Technology, Inc.Inventor: Ronnie M. Harrison
-
Patent number: 6768345Abstract: Clocked full-rail differential logic circuits with sense amplifier and shut-off are activated by a delayed clock and include a sense amplifier circuit that is triggered by a second delayed clock and a shut-off device. The addition of the sense amplifier circuit, and second delayed clock signal allows the sense amplifier circuit to act as the driver and therefore there is no need for increasing the size of the differential logic network to provide a driver function. The addition of the shut-off device provides a full-rail differential logic circuit with shut-off that does not experience the large “dip” experienced by prior art full-rail differential logic circuits and is therefore more power efficient.Type: GrantFiled: October 4, 2002Date of Patent: July 27, 2004Assignee: Sun Microsystems, Inc.Inventors: Swee Yew Choe, Edgardo F. Klass
-
Patent number: 6768343Abstract: Clocked half-rail differential logic circuits with sense amplifier and shut-off are activated by a delayed clock and include a sense amplifier circuit that is triggered by a second delayed clock and a shut-off device. The addition of the sense amplifier circuit, and second delayed clock signal allows the sense amplifier circuit to act as the driver and therefore there is no need for increasing the size of the differential logic network to provide a driver function. The addition of the shut-off device provides a half-rail differential logic circuit with shut-off that does not experience the large or “dip” experienced by prior art half-rail differential logic circuits and is therefore more power efficient.Type: GrantFiled: August 23, 2002Date of Patent: July 27, 2004Assignee: Sun MicrosystemsInventor: Swee Yew Choe
-
Patent number: 6768344Abstract: Clocked half-rail differential logic circuits with single-rail logic and sense amplifier of the invention do not include complementary logic elements. According to the invention, the complementary logic function of the prior art is replaced by a single transistor appropriately sized to provide the complementary output. In addition, the clocked half-rail differential logic circuits are activated by a delayed clock and include a sense amplifier circuit that is triggered by a second delayed clock. The addition of the sense amplifier circuit, and second delayed clock signal, allows the sense amplifier circuit to act as the driver and therefore there is no need for increasing the size of the differential logic block to provide a driver function.Type: GrantFiled: August 30, 2002Date of Patent: July 27, 2004Assignee: Sun Microsystems, Inc.Inventor: Swee Yew Choe
-
Patent number: 6768342Abstract: A surfing pipelined logic circuit has a timing system which provides a timing signal sequentially to each of a plurality of logic blocks. The logic blocks are connected in a series and may have a linear configuration or a ring configuration. Each of the logic blocks has a latency which is variable in response to the timing signal. When the timing signal is not present, the latency is longer than a timing delay which occurs between the timing system applying the timing signal to the logic block and the timing signal applying the logic signal to a next one of the logic blocks. When the timing signal is present, the latency is shorter than the timing delay. The timing system may comprise a timing path carrying timing signals. The timing path may have a number of nodes connected to control inputs of corresponding ones of the logic blocks.Type: GrantFiled: October 17, 2002Date of Patent: July 27, 2004Assignee: University of British ColumbiaInventors: Mark Greenstreet, Brian Winters
-
Patent number: 6765415Abstract: Clocked full-rail differential logic circuits with shut-off include a shut-off device. The addition of the shut-off device provides a full-rail differential logic circuit with shut-off that does not experience the “dip” experienced by prior art full-rail differential logic circuits and is therefore more power efficient. In addition, the present invention provides a full-rail differential logic circuit with shut-off that is more resistant to noise than prior art full-rail differential logic circuits.Type: GrantFiled: August 23, 2002Date of Patent: July 20, 2004Assignee: Sun Microsystems, Inc.Inventors: Swee Yew Choe, Edgardo F. Klass
-
Patent number: 6765414Abstract: A technique is described to allow testing of high-speed digital circuits using lower speed testing equipment, to circuits to be placed into a sleep mode, and to allow burn-in testing of digital circuits with minimal overhead in terms of silicon area or performance.Type: GrantFiled: September 17, 2002Date of Patent: July 20, 2004Assignee: Intel CorporationInventors: Ali Keshavarzi, Bhaskar P. Chatterjee, Ram Krishnamurthy, Manoj Sachdev
-
Patent number: 6759875Abstract: Backgate biases of MOS transistors for generating a bias voltage in a bias voltage generation circuit generating the bias voltages are set shallow and backgate biases of MOS transistors of delay circuits of a ring oscillator constituting a clock generation circuit are set shallow. Thereby, a voltage range and a frequency range of a voltage controlled generation circuit to implement a phase synchronizing loop are both extended.Type: GrantFiled: April 12, 2002Date of Patent: July 6, 2004Assignee: Renesas Technology Corp.Inventors: Ryuji Mano, Hiromi Notani
-
Patent number: 6759876Abstract: The semiconductor integrated circuit of this invention includes a first transistor for setting a first node at a first logic level in accordance with a clock signal; an input circuit for setting the first node at a second logic level in accordance with an input signal; a second transistor for setting a second node at the first logic level when the first node is at the first logic level; a resistor device connected between the first node and the second node; a first driving transistor for receiving, as an input, potential of the second node and controlling whether or not an output node is set at the first logic level; and a second driving transistor for receiving, as an input, a signal at a logic level identical to the logic level of the first node and controlling whether or not the output node is set at the second logic level.Type: GrantFiled: December 24, 2002Date of Patent: July 6, 2004Assignee: Matsushita Electric Industrial Co., Ltd.Inventors: Genichiro Inoue, Junichi Yano
-
Patent number: 6759873Abstract: A reverse biasing logic circuit is disclosed for limiting standby leakage electric current losses during circuit operation. The circuit includes a logic function circuit having one or more logic transistors that receive an input and perform a logic function operation to generate an output. A power source transistor connects to the logic function circuit and receives a control signal that changes node voltages of the one or more logic transistors between an active mode and a standby mode. During the standby mode, the power source transistor causes reverse biasing of at least one of the one or more logic transistors which prevents a leakage electric current flow between the power source transistor and the one or more logic transistors.Type: GrantFiled: May 21, 2002Date of Patent: July 6, 2004Assignee: The Board of Trustees of the University of IllinoisInventors: Sung-Mo Kang, Seung-Moon Yoo
-
Publication number: 20040119501Abstract: According to some embodiments, a circuit includes a Domino state element, a master latch to receive a first clock signal and to store a value in the Domino state element in response to the first clock signal, and a slave latch to receive a second clock signal and to output the value in response to the second clock signal. Some embodiments provide a first state element coupled to a first node, a master latch coupled to the first state element, the master latch to receive a first storage signal, a first load signal, a first clock signal and a first scan value signal, a second state element coupled to a second node, the second node sequential to the first node, and a slave latch coupled to the second state element, the slave latch to receive a second storage signal, a second load signal, a second clock signal and a second scan value signal.Type: ApplicationFiled: December 23, 2002Publication date: June 24, 2004Inventors: Anil K. Sabbavarapu, Talal K. Jaber, Grant W. McFarland, Pavan R. Sunkerneni, David M. Wu
-
Publication number: 20040113658Abstract: A dynamic logic register including a dynamic circuit, a delayed inverter, a latching circuit, and a keeper circuit. The dynamic circuit pre-charges a pre-charged node while a clock signal is low and evaluates a logic function to control the state of the pre-charged node when the clock goes high. The delayed inverter provides an inverted and delayed clock. The latching circuit controls the state of an output node based on the pre-charged node during an evaluation period beginning when the clock goes high and ending when the inverted delayed clock next goes low. The latching circuit presents a tri-state condition to the output node and the keeper circuit maintains the state of the output node between evaluation periods. The register is very fast with zero setup and short data-to output-time, and may be used between stages in a pipeline system.Type: ApplicationFiled: December 5, 2003Publication date: June 17, 2004Applicant: IP-First LLCInventor: James R. Lundberg
-
Patent number: 6750678Abstract: Clocked half-rail differential logic circuits are activated by a delayed clock and include a sense amplifier circuit that is triggered by a second delayed clock. The addition of the sense amplifier circuit, and second delayed clock signal, allows the sense amplifier circuit to act as the driver and therefore there is no need for increasing the size of the differential logic block to provide a driver function. Consequently, the clocked half-rail differential logic with amplifier circuits of the invention are capable of operating efficiently under heavy load conditions without the increased size and the significant reduction in speed associated with prior art half-rail differential logic circuits.Type: GrantFiled: August 12, 2002Date of Patent: June 15, 2004Assignee: Sun Microsystems, Inc.Inventor: Swee Yew Choe
-
Patent number: 6750679Abstract: Clocked full-rail differential logic circuits with sense amplifier and single-rail logic are activated by a delayed clock and include a sense amplifier circuit that is triggered by a second delayed clock. In Addition, according to the invention, the complementary logic function of the prior art is replaced by a single transistor appropriately sized to provide the complementary output. Consequently, the clocked full-rail differential logic circuits with sense amplifier and single-rail logic of the invention are smaller, less complex and are capable of operating efficiently under heavy load conditions without the increased size and the significant reduction in speed associated with prior art full-rail differential logic circuits.Type: GrantFiled: December 24, 2002Date of Patent: June 15, 2004Assignee: Sun Microsystems, Inc.Inventor: Swee Yew Choe
-
Patent number: 6750680Abstract: There is provided a semiconductor integrated circuit, a logic operation circuit and a flip flop capable of operating at a high speed and having a leak electric current reduced. In a semiconductor integrated circuit according to the present invention, only a gate circuit on a critical path is constituted by an MT gate cell obtained by combining transistors having a low threshold voltage with transistors having a high threshold voltage, and any other gate circuit is constituted by a transistor having a high threshold voltage. Consequently, the gate circuit on the critical path can be operated at a high speed, and the overall leak electric current can be suppressed, thereby reducing the consumption power.Type: GrantFiled: June 20, 2001Date of Patent: June 15, 2004Assignee: Kabushiki Kaisha ToshibaInventors: Hidemasa Zama, Masayuki Koizumi, Yukiko Ito, Kimiyoshi Usami, Naoyuki Kawabe, Masahiro Kanazawa, Toshiyuki Furusawa
-
Patent number: 6750677Abstract: A dynamic semiconductor integrated circuit is provided, in which an operation speed is increased, an operation is stabilized, and low power consumption is realized in a system where a NAND dynamic circuit is connected to a NOR dynamic circuit. A compensating circuit is provided, which compensates for a voltage drop at an output node of the NOR dynamic circuit due to a coupling capacitance formed between the output node of the NOR dynamic circuit and an output node of the NAND dynamic circuit, caused when the output node of the NAND dynamic circuit is discharged while the output node of the NOR dynamic circuit holds a charge.Type: GrantFiled: June 4, 2002Date of Patent: June 15, 2004Assignee: Matsushita Electric Industrial Co., Ltd.Inventor: Masaya Sumita
-
Publication number: 20040108873Abstract: A pseudofooter circuit for a logic circuit includes a first FET (Field Effect Transistor) having a first source, a first drain, and a first gate, and a second FET having a second source, a second drain, and a second gate. The first source is connected to the second drain to become a first signal node. The first signal node is connected to at least one gate of an FET in the logic circuit. The first gate is connected to the second gate to become a second signal node receiving a second signal as an input signal. The second source is connected to ground. The first drain becomes a third signal node receiving a third signal as an input signal.Type: ApplicationFiled: December 10, 2002Publication date: June 10, 2004Applicant: International Business Machines CorporationInventors: Jose A. Tierno, Sergey V. Rylov, Alexander Rylyakov
-
Publication number: 20040104744Abstract: A dynamic logic circuit (30). The dynamic logic circuit comprises a precharge node (30PN) to be precharged to a precharge voltage (VDD) during a precharge phase and a conditional discharge path (30L, 30DT) connected to the precharge node. The conditional discharge path is operable, during an evaluate phase, to conditionally couple the precharge node to a voltage different than the precharge voltage. The dynamic logic circuit also comprises an output (OUT3) for providing a signal in response to a state at the precharge node. Lastly, the dynamic logic circuit comprises voltage maintaining circuitry (30KT1, 30KT2), coupled to the output, for coupling the precharge voltage to the precharge node during a portion of an instance of the evaluate phase when the conditional discharge path is not enabled during the instance of the evaluate phase.Type: ApplicationFiled: November 29, 2002Publication date: June 3, 2004Applicant: TEXAS INSTRUMENTS INCORPORATEDInventor: Patrick W. Bosshart
-
Patent number: 6744284Abstract: Described is a receiver circuit reducing kick -back noises, due to coupling capacitance from a pair of differential input transistors when a system clock is rising up to a high level, by connecting drain nodes of the differential input transistors, which respond to a reference voltage and a data signal, respectively, while the system clock is at a low level, to a ground voltage.Type: GrantFiled: October 1, 2002Date of Patent: June 1, 2004Assignee: Samsung Electronics Co, Ltd.Inventors: Chang-Sik Yoo, Byong-Mo Moon, Ho-Young Song
-
Patent number: 6744283Abstract: Clocked half-rail differential logic circuits are activated by a delayed clock and include a sense amplifier circuit that is triggered by a second delayed clock. The addition of the sense amplifier circuit, and second delayed clock signal, allows the sense amplifier circuit to act as the driver and therefore there is no need for increasing the size of the differential logic block to provide a driver function. Consequently, the clocked half-rail differential logic circuits of the invention are capable of operating efficiently under heavy load conditions without the increased size and the significant reduction in speed associated with prior art half-rail differential logic circuits.Type: GrantFiled: August 12, 2002Date of Patent: June 1, 2004Assignee: Sun Microsystems, Inc.Inventor: Swee Yew Choe
-
Patent number: 6741101Abstract: Clocked half-rail differential logic circuits with single-rail logic of the invention do not include complementary logic elements. According to the invention, the complementary logic function of the prior art is replaced by a single transistor appropriately sized to provide the complementary output OUTBAR. Consequently, clocked half-rail differential logic circuits with single-rail logic of the invention use less power and, therefore, generate less heat, require less space, and are simpler in design so that they are more flexible, more space efficient and more reliable than prior art half-rail differential logic circuits.Type: GrantFiled: October 15, 2002Date of Patent: May 25, 2004Assignee: Sun Microsystems, Inc.Inventor: Swee Yew Choe
-
Patent number: 6737889Abstract: Clocked full-rail differential logic circuits are provided with shut-off devices. The addition of the shut-off device provides a full-rail differential logic circuit with shut-off that does not experience the large pre-charge high or “dip” experienced by prior art full-rail differential logic circuits and is therefore more power efficient. In addition, the present invention provides a full-rail differential logic circuit with shut-off that is more resistant to noise than prior art full-rail differential logic circuits.Type: GrantFiled: August 23, 2002Date of Patent: May 18, 2004Assignee: Sun Microsystems, Inc.Inventors: Swee Yew Choe, Edgardo F. Klass
-
Patent number: 6731138Abstract: Methods and circuits for selectively latching the output of an adder are disclosed. One such circuit includes first and second NAND gates, each of which has an input coupled to a clock signal. The outputs of the NAND gates are coupled to a multiplexer. A set dominant latch is coupled to the clock signal and an output of the multiplexer.Type: GrantFiled: July 31, 2002Date of Patent: May 4, 2004Assignee: Intel CorporatioinInventors: Meiram Heller, Eitan Emanuel Rosen
-
Patent number: 6724231Abstract: A semiconductor integrated circuit including a clock signal propagation gate capable of reducing clock signal skew and controlling a clock signal is provided. The clock signal inputted at a clock origin propagates through buffers (30, 31) to a clock propagation control gate (32). The two-level clock propagation control gate (32) includes an inverter at the first level, and a NAND gate at the second level. The clock signal passed through the clock propagation control gate (32) propagates through buffers (33, 34) to reach a sequential circuit (35) at an end point. The NAND gate (39) at the second level of the clock propagation control gate (32) includes nMOS transistors (42, 43) and pMOS transistors (40, 41). The inverter (36) at the first level includes a pMOS transistor (37) and an nMOS transistor (38).Type: GrantFiled: January 14, 2003Date of Patent: April 20, 2004Assignee: Renesas Technology Corp.Inventor: Atsushi Yoshikawa
-
Patent number: 6719388Abstract: A method and Apparatus for protection of semiconductor micromechanical devices that use circuits with dynamic logic addressing is disclosed. In one exemplary embodiment of the invention, a fail-safe circuit is provided for an ink jet print head integrated circuit which prevents a catastrophic consequence of the dynamic logic addressed integrated circuit losing its charge.Type: GrantFiled: January 16, 2002Date of Patent: April 13, 2004Assignee: Xerox CorporationInventors: Juan J. Becerra, William G. Hawkins, Christopher R. Morton, Yungran Choi
-
Patent number: 6717442Abstract: An apparatus is disclosed which includes a converter circuit and a noise suppression circuit. The converter circuit has a dynamic logic input, and is configured to generate a static logic output on an output node responsive to the dynamic logic input. The noise suppression circuit is coupled to receive a clock signal and is coupled to the output node. Responsive to a first phase of the clock signal, a precharge of a dynamic logic circuit generating the dynamic logic input occurs. The noise suppression circuit is configured to actively drive the static logic output on the output node responsive to the first phase. In some embodiments, the noise suppression circuit may reduce the noise sensitivity of the static logic output during the precharge phase, and may not impede operation of the converter circuit during the evaluate phase.Type: GrantFiled: April 15, 2002Date of Patent: April 6, 2004Assignee: BroadCom CorporationInventor: Brian J. Campbell
-
Patent number: 6717438Abstract: Clocked half-rail differential logic circuits with single-rail logic of the invention do not include complementary logic elements. According to the invention, the complementary logic function of the prior art is replaced by a single transistor appropriately sized to provide the complementary output OUTBAR. Consequently, clocked half-rail differential logic circuits with single-rail logic of the invention use less power and, therefore, generate less heat, require less space, and are simpler in design so that they are more flexible, more space efficient and more reliable than prior art half-rail differential logic circuits.Type: GrantFiled: August 30, 2002Date of Patent: April 6, 2004Assignee: Sun Microsystems, Inc.Inventor: Swee Yew Choe
-
Patent number: 6717441Abstract: A dual-rail static logic gate with a self cut-off mechanism is disclosed. In an embodiment, the output of the first rail is coupled to the input of the pull-up device of the second rail and vice versa. The cross-coupling allows the self cut-off mechanism of the static gate to function properly and provides for components which have lower capacitance than conventional static gates. The lower capacitance results in a faster static gate.Type: GrantFiled: October 22, 2001Date of Patent: April 6, 2004Assignee: Intel CorporationInventors: Atila Alvandpour, Per Larsson-Edefors, Ram K. Krishnamurthy, Krishnamurthy Soumyanath