Having Digital Device (e.g., Logic Gate, Flip-flop, Etc.) Patents (Class 327/107)
-
Patent number: 7106115Abstract: A waveform generator includes a plurality of delay elements such as in a delay line circuit of a free-running oscillator, phase locked loop (PLL) circuit or delay locked loop (DLL) circuit, an algebra module, a switching module and an output module. The oscillator includes a plurality of delay elements and a plurality of taps disposed between the delay elements, with each tap providing a uniquely phased, oscillating transition signal. The algebra module includes an algebra data input port, a clock input port and an algebra data output port. The algebra module generates a signal at the algebra data output port indicating a first rising edge of the arbitrary waveform in response to a signal received at the algebra data input port. The switching module includes a switch input port in electrical communication with the algebra data output port, a plurality of switch tap input ports in electrical communication oscillator taps and switch output port.Type: GrantFiled: September 30, 2005Date of Patent: September 12, 2006Assignee: TimeLab CorporationInventors: Adam L. Carley, Daniel J. Allen
-
Patent number: 7103622Abstract: A method and apparatus for reducing unwanted harmonics in direct digital synthesizer (DDS) output. The method comprises the steps of providing a set of k phase-shifted clock signals, examining, in succession, each DDS accumulator state, and determining whether the DDS accumulator state has a defined transition-state. For each DDS accumulator state having a defined transition-state, an interpolation is performed based upon the value of the preceding DDS accumulator state, an element of the set of phase-shifted clock signals is selected based upon the interpolation, and the most significant bit (MSB) is repositioned using the selected element of the phase-shifted clock signals. The apparatus comprises means for providing a set of k phase-shifted clock signals, means for examining, in succession, each DDS accumulator state, and means for determining whether the DDS accumulator state has a defined transition-state.Type: GrantFiled: October 8, 2002Date of Patent: September 5, 2006Assignee: Analog Devices, Inc.Inventor: Hans Tucholski
-
Patent number: 7084676Abstract: The present invention provides a method to improve the frequency resolution and phase noise of a synthesized RF signal. It also results in the superior characteristics of instantaneous frequency changeability, wide frequency setting ability, and fully digital ASIC implementation ability. The synthesized RF signal is generated from a higher reference frequency using a variable pulse stretching technique. The amount of the pulse stretch in each cycle is controlled by a phase increment value and is implemented using programmable delay lines. Pulse stretching is extended beyond one cycle by pulse swallowing, allowing the generation of an RF signal from DC up to the input reference clock signal frequency.Type: GrantFiled: March 10, 2004Date of Patent: August 1, 2006Assignee: VCom Inc.Inventors: Gerald Harron, Surinder Kumar
-
Patent number: 7050000Abstract: An exemplary radar system includes a waveform generator that generates a control waveform. An in-phase and quadrature modulator receives the control waveform from the waveform generator and in turn generates a waveform output that is amplified by a power amplifier before being transmitted from an antenna.Type: GrantFiled: August 19, 2003Date of Patent: May 23, 2006Assignee: Northrop Grumman CorporationInventors: Garth Ernest Weals, Yair Alon, Fred William Erickson
-
Patent number: 7026846Abstract: Synthesizers are provided to generate synthesizer signals in response to primary digital signal representations that are created by a signal generator. In an important feature, the synthesizers further include a signal corrector that inserts correction digital signal representations to at least partially cancel a corresponding spurious component in the primary digital signal representation and thereby provide synthesizer signals with reduced spurious content.Type: GrantFiled: July 9, 2004Date of Patent: April 11, 2006Assignee: Analog Devices, Inc.Inventors: Roger B. Huntley, Jr., Jon T. Baird, David T. Crook, Ken Gentile, Reuben P. Nelson
-
Patent number: 6998908Abstract: An adaptive interference cancellation receiving system uses synthesizer phase accumulation. A coupler coupled to a transmitter samples an undesired transmit signal. An adaptive interference canceller (AIC) module varies phase and amplitude of the sampled undesired transmit signal to provide a cancellation output signal. The AIC module has a frequency synthesizer with phase accumulation for varying the phase of the sampled undesired transmit signal. An antenna receives receive signals and the undesired transmit signal. A summing circuit connected to the receive antenna and the adaptive interference module sums the receive signals, the received undesired transmit signal, and the cancellation signal to cancel the received undesired transmit signal. An AIC controller module is coupled to the summing circuit output to detect a null in the undesired transmit signal, to generate a cancellation feedback signal, and to provide the cancellation feedback signal to the AIC module.Type: GrantFiled: June 10, 2003Date of Patent: February 14, 2006Assignee: Rockwell Collins, Inc.Inventor: Robert H. Sternowski
-
Patent number: 6992510Abstract: A multiplier circuit has an analog multiplier with two signal inputs. A respective switching device is connected to each one of the two signal inputs of the analog multiplier for periodically reversing the polarity of the input voltages. A clock signal that can be fed to the switching devices has a changeover frequency that is preferably greater than or equal to twice the useful signal frequency. This suppresses offset-governed crosstalk of the input signals to the output of the analog multiplier. This principle can also be employed in quadricorrelators.Type: GrantFiled: July 27, 2001Date of Patent: January 31, 2006Assignee: Infineon Technologies AGInventor: Elmar Wagner
-
Patent number: 6922089Abstract: The present invention provides an all-digital frequency synthesizer circuit using interpolation technique and Linear Feedback Shift Register (LFSR). This synthesizer adaptively outputs two sequences stored in a bank of memory, or shift register. Using the idea of interpolation, all synthesizable frequencies located between two predetermined threshold frequencies can be obtained, and resolution is determined by the order of LFSR thereby. A frequency synthesizing system is also included in the present invention.Type: GrantFiled: September 4, 2003Date of Patent: July 26, 2005Assignee: Novatek Microelectronics Corp.Inventor: David Shiung
-
Patent number: 6917223Abstract: A signal generator (10). The signal generator comprises circuitry (20) for producing at least a first input noise signal (N1), wherein the first input noise signal has a statistically insignificant autocorrelation.Type: GrantFiled: April 22, 2003Date of Patent: July 12, 2005Assignee: Texas Instruments IncorporatedInventor: Rustin W. Allred
-
Patent number: 6917224Abstract: Provided are a frequency synthesizer and a frequency synthesizing method. The frequency synthesizer includes a ring oscillator, duty buffers, half adders, and a switch. The ring oscillator receives a pair of input signals and generates a pair of oscillating signals. The duty buffers receive the pair of oscillating signals of the ring oscillator and generates output signals with predetermined duty cycles. The half adders receive output signals of the duty buffers and generate an output signal as a result of an Exclusive-OR operation on the output signals of the duty buffers and an output signal as a result of an AND operation on the output signals of the duty buffers. The switch selects one of the oscillating signals of the ring oscillator, the output signals as results of the Exclusive-OR operation, and the output signals as results of the AND operation.Type: GrantFiled: January 23, 2004Date of Patent: July 12, 2005Assignee: Samsung Electronics Co., Ltd.Inventor: Yun-Cheol Han
-
Patent number: 6888391Abstract: A clock generating circuit (100) that may prevent an erroneous clock signal from being provided to an internal logic circuit (105) has been disclosed. A clock generating circuit (100) may include a variable voltage generating circuit (101), an oscillating circuit (103), and a control circuit (104). Oscillating circuit (103) may provide an original clock signal (157). A charging circuit (122, 123, and 124) may provide charging of a signal (159) when an original clock signal (157) achieves a predetermined amplitude. When signal (157) charges sufficiently, an oscillation stabilization signal may be provided to enable the generation of a synthesized clock signal (160). Also, at this time, a reduced voltage (170) may be provided to power an oscillating circuit (103). In this way, current consumption may be reduced and failures due to providing an erroneous clock signal to an internal logic circuit may be reduced.Type: GrantFiled: November 27, 2002Date of Patent: May 3, 2005Assignee: NEC Electronics CorporationInventor: Takahiro Saita
-
Patent number: 6888413Abstract: A frequency synthesizer, a calibrator thereof, and an operating controller thereof are described. The synthesizer comprises a main charge pump that drives a voltage controlled oscillator (VCO) through a loop filter. The calibrator includes a second, replica charge pump that can also drive the VCO, but is set up to output only its maximum or minimum analog output control voltage. Since the construction and characteristics of the replica charge pump duplicate the main charge pump, the main charge pump's minimum and maximum analog control outputs can be cloned out to the VCO on demand. A VCO calibration procedure therefore includes switching the VCO to each of its ranges set by a bank of fixed capacitors, and using the replica charge pump to drive the VCO to its minimum and maximum frequency for each range setting.Type: GrantFiled: December 9, 2003Date of Patent: May 3, 2005Assignee: Cisco Systems Wireless Networking (Australia) Pty LimitedInventors: Andrew R. Adams, Neil H. Weste, Stephen C. Avery
-
Patent number: 6867625Abstract: A signal synthesizer according to the present invention produces a high speed or high frequency carrier waveform without employing an ASIC or FPGA operating at a sampling rate of greater than twice the carrier frequency. The signal synthesizer basically simulates a high speed or high frequency direct digital synthesizer with a plurality of low speed or low frequency direct digital synthesizers. The low speed synthesizers are operated in parallel and each one produces an intermediate carrier waveform with a frequency less than the desired carrier frequency. The intermediate carrier waveforms are subsequently multiplexed together to form a high frequency digital carrier waveform that is subsequently converted to an analog signal with a high-speed digital-to-analog converter. In addition, the signal synthesizer may perform phase, frequency and/or amplitude modulation.Type: GrantFiled: September 24, 2003Date of Patent: March 15, 2005Assignee: ITT Manufacturing Enterprises, Inc.Inventor: Stephen P. Stoyanov
-
Patent number: 6862435Abstract: An RF transmission circuit, complex digital synthesizer and MRI apparatus are intended to enhance the stability of signal quantity and reduce the cost, wherein a complex digital synthesizer generates reference carrier frequency signal data directly in the digital domain, RF envelope mixers combine the resulting data and RF envelope signal data in the digital domain, and a digital frequency up-converter up-converts the resulting signal data in the digital domain and converts into an analog RF pulse signal.Type: GrantFiled: July 3, 2002Date of Patent: March 1, 2005Assignee: GE Medical Systems Global Technology, LLCInventors: Hiroyuki Miyano, Masakazu Kinomoto
-
Patent number: 6859884Abstract: A circuit that permits a processor in a microcontroller to adjust its clock speed on the fly. A processor receives a current clock signal and a phased current clock signal from a speed selection switch. A new speed selection switch provides a new clock signal and a phased new clock signal for comparison with the current clock signals. When the states of the current and new clocks appropriately align after issuance of a control from the processor, the new speed is switched into the current speed switch to permit the clock speed to change without producing spurious signals that cause unpredictable action in the processor. This advantageously allows the microcontroller to adjust its clock speed under program control.Type: GrantFiled: April 2, 2001Date of Patent: February 22, 2005Assignee: Cypress Semiconductor CorporationInventor: Bert Sullam
-
Patent number: 6825729Abstract: A frequency synthesizer, especially for mobile radio base stations, transforms a digital input signal having a first frequency rapidly into a digital output signal having a second frequency. Similar to an N-fractional synthesizer, in the frequency synthesizer, the digital input signal is fed to a series connection having a phase detector, a filter and a voltage-controlled oscillator. The conventional N/N+1 divider provided in the feedback path, as in an N-fractional synthesizer, is replaced by some sort of digital synthesizer that is clocked or supplied with the digital output signal that is produced by the voltage-controlled oscillator.Type: GrantFiled: October 21, 2002Date of Patent: November 30, 2004Assignee: Siemens AktiengesellschaftInventor: Armin Splett
-
Patent number: 6822488Abstract: The present invention provides a method and apparatus which provides a signal with an output frequency higher than an input frequency. A phase generator generates multiple phase signals from the input signal with each phase signal having the same frequency as the input signal but being out of phase with the input signal by multiples of a set time interval. These phase signals are transmitted to a multiplexer. The multiplexer output is determined by a select word generated by an accumulator from a stored value. The accumulator is clocked by the multiplexer output and the accumulator adds a control word with a set value to the stored value in the accumulator. This addition is accomplished at every cycle of the multiplexer output. By judiciously choosing control word and the time interval between phases, frequencies higher that the input frequency can be generated at the multiplexer output.Type: GrantFiled: July 31, 2000Date of Patent: November 23, 2004Assignee: Skyworks Solutions, Inc.Inventor: Thomas Atkin Denning Riley
-
Patent number: 6785345Abstract: A frequency dither technique is used for reducing spurs due to phase increment errors in a direct digital synthesizer output sinusoid. The spurs for a desired output frequency are calculated and, if the spurs fall within a phase locked loop bandwidth, a pair of phase increment values are used representing a pair of frequencies that average to the desired output frequency and the spurs of which fall outside the phase locked loop bandwidth.Type: GrantFiled: January 18, 2001Date of Patent: August 31, 2004Assignee: Tektronix, Inc.Inventor: Stephen F. Blazo
-
Patent number: 6781473Abstract: Method and apparatus for generating sinusoidal signals in quadrature. A numerically controlled oscillator includes a phase accumulator configured to generate a periodic multi-bit signal at a given frequency; a first memory configured to store an octant of a sinusoidal waveform; a second memory configured to store a complementary octant of the sinusoidal waveform; and a control circuit, responsive to at least a portion of the phase accumulator signal and coupled to the first and second memories, the control circuit configured to access the first and second memories in parallel and construct respective sine and cosine waves at the given frequency.Type: GrantFiled: September 13, 2002Date of Patent: August 24, 2004Assignee: BroadLogic Network Technologies, Inc.Inventors: John S Chiu, Roger Stenerson, Sricharan Kasetti, WeiMin Zhang
-
Patent number: 6753706Abstract: A direct digital synthesizer (DDS) for generating a waveform output according to a frequency input and a clock signal is provided. The direct digital synthesizer includes: a code generator for generating a digital code in response to the frequency input and the clock signal, a digital-analog converter (DAC) electrically connected with the code generator and comprising plural difference weighted coefficients for generating an analog waveform through an operation of the plural difference weighted coefficient and the digital code, and a filter electrically connected with the difference weighted digital-analog converter (DAC) for filtering the analog waveform to generate the waveform output. The provided direct digital synthesizer is able to generate all kinds of periodic waveforms with different phases without the conventional wave lookup ROM-table.Type: GrantFiled: November 18, 2002Date of Patent: June 22, 2004Assignee: Winbond Electronics CorporationInventor: Hsiang-Te Ho
-
Patent number: 6747374Abstract: A frequency correction circuit for accurately correcting clock signals of an oscillating frequency with a simplified configuration without adjusting an oscillator circuit generating the oscillating frequency. A count adjuster of a time-base counter (TBC) receives a delay control signal and a clock signal. The count adjuster includes an inverter and an AND gate. The inverter is responsive to the delay control signal and develops an output signal, while the AND gate receives the clock signal. During the high level period of the delay control signal, the AND gate sends out the clock signal, from which one clock has been erased, as a clock signal of the initial stage T-type flip-flop of a clock frequency divider, which then produces an output signal, from which deviations have been removed.Type: GrantFiled: February 21, 2003Date of Patent: June 8, 2004Assignee: Oki Electric Industry Co., Ltd.Inventor: Shinichi Kouzuma
-
Patent number: 6737927Abstract: A duty cycle correction circuit is provided for converting a pair of differential analog signals from an oscillator into an output pulse signal with 50% of duty cycle. The pulse signal has the same frequency as that of each of the differential analog signals. The duty cycle correction circuit includes a first differential-to-single-ended buffer circuit, a second differential-to-single-ended buffer circuit, a first frequency divider, a second frequency divider and a symmetrical exclusive OR element. The first and the second differential-to-single-ended buffer circuits are used for processing the pair of differential analog signals into a first and a second digital pulse signals, respectively. The first and the second frequency dividers are employed for frequency-dividing the first and the digital pulse signal into a third and a fourth digital pulse signal, respectively. The symmetrical exclusive OR element is used for performing an exclusive OR operation so as to produce the output pulse signal.Type: GrantFiled: October 15, 2002Date of Patent: May 18, 2004Assignee: Via Technologies, Inc.Inventor: Yi-Bin Hsieh
-
Patent number: 6711518Abstract: A method is provided for aligning the center frequency of an infrared transmitter. The method comprises the steps of: (a) providing a voltage-controlled oscillator for driving the infrared transmitter, where the oscillator is adapted to receive a bias voltage from a microprocessor; (b) applying a bias voltage to the oscillator; (c) receiving an output signal from the infrared transmitter into an infrared receiver; (d) determining a frequency associated with the output signal; and (e) adjusting the bias voltage based on the frequency associated with the output signal, thereby aligning the center frequency of the infrared transmitter.Type: GrantFiled: August 23, 2000Date of Patent: March 23, 2004Assignee: Delphi Technologies, Inc.Inventor: J. Roger Davis
-
Patent number: 6693468Abstract: A fractional sequence generator having a plurality of cascaded accumulators whose carry-outs-upon-overflow are provided over a plurality of recombination paths and selective delays to an adder, the pattern of selective delays being modified by the addition of delay elements in all recombination paths except the last to reduce the number of quantization error terms in the transfer function of the sequence generator. Illustrative embodiments may have any number (greater than one) of accumulators and recombination paths, while continuing to exhibit desired simplified frequency response characteristics.Type: GrantFiled: June 12, 2001Date of Patent: February 17, 2004Assignee: RF Micro Devices, Inc.Inventors: Scott Robert Humphreys, Alex Wayne Hietala
-
Patent number: 6683501Abstract: A high-speed digitally voltage controlled oscillator with 1/N phase resolution, having a load counter, 1/N phase difference generator, a multiplexor, a clock selector, and a load controller. The high-speed digitally voltage controlled oscillator only needs a load counter with an input frequency D+1 (D is far smaller than N) times an output frequency thereof. The phases of first and (M/2+1)th phases of M clock signals with 1/N phase difference (M is far smaller than N) generated by the 1/N phase difference generator are fixed at 0° and 180° with respect to a reference clock. Therefore, only (M/2−1) clock signals are affected by variation of process parameters. Consequently, the high-speed digitally voltage controlled oscillator can tolerate variation error of process parameter and is applicable for high resolution and high frequency operation.Type: GrantFiled: March 14, 2002Date of Patent: January 27, 2004Assignee: Gemstone Communications, Inc.Inventors: Yu-Min Wang, Buh-Yun Jaw, Tao-Ting Chang
-
Patent number: 6680628Abstract: A frequency synthesis method using a phase locked loop including a phase comparator. The method includes switching from a fractional frequency division operating mode to an integer frequency division operating mode after a time or time-delay for stabilizing operation of the loop has elapsed. The method is characterized in that it consists of effecting the operating mode switching by masking or eliminating a portion of the pulses of a reference signal (Sref) and a comparison signal (Scomp) before they are applied to inputs of the phase comparator (3).Type: GrantFiled: May 22, 2002Date of Patent: January 20, 2004Assignee: AlcatelInventors: Arnaud Brunet, Sébastien Rieubon
-
Publication number: 20030234669Abstract: One embodiment of the invention is directed to a method comprising an act of generating a timing signal, wherein at least some rising edges of the timing signal are based on edges of a first delay signal having a first period and a first phase, and at least some falling edges of the timing signal are based on edges of a second delay signal having a second period that is substantially the same as the first period, and a second phase that is different from the first phase. Another embodiment of the invention is directed to a programmable clock synthesizer comprising an edge-triggered circuit that receives a rising edge delay signal and a falling edge delay signal, wherein the edge-triggered circuit is adapted to generate a synthesized clock signal having rising edges triggered in response to edges of the rising edge delay signal and falling edges triggered in response to edges of the falling edge delay signal.Type: ApplicationFiled: April 3, 2003Publication date: December 25, 2003Applicant: Analog Devices, Inc.Inventors: David P. Foley, Katsufumi Nakamura
-
Patent number: 6664832Abstract: The waveform generator includes a free-running ring oscillator, an algebra module, a switching module and an output module. The free-running ring oscillator includes a plurality of delay elements connected in a loop and a plurality of taps disposed between the delay elements, with each tap providing a uniquely phased, oscillating transition signal. The algebra module generates an output signal indicating a first rising edge of the arbitrary waveform in response to an input signal. The switching module includes a switch input port in electrical communication with the algebra data output port, a plurality of switch tap input ports in electrical communication with the free-running ring oscillator taps and switch output port. At the switch output port, the switch module provides a first transition signal selected from one of the plurality of free-running ring oscillator taps in response to the signal indicative of a first rising edge received at the switch input port.Type: GrantFiled: April 24, 2002Date of Patent: December 16, 2003Assignee: TimeLab CorporationInventor: Adam L. Carley
-
Patent number: 6628172Abstract: A digital compensation filtering technique is provided that enables indirect phase locked loop modulation with a digital modulation data stream having a bandwidth that exceeds, perhaps by an order of magnitude, the bandwidth characteristic of the phase locked loop. A modulation data receiver is provided for receiving from a modulation source digital input modulation data having a bandwidth that exceeds the cutoff frequency characteristic of the phase locked loop frequency response. A digital processor is coupled to the modulation data receiver for digitally processing the input modulation data to amplify modulation data at frequencies higher than the phase locked loop cutoff frequency.Type: GrantFiled: January 10, 2002Date of Patent: September 30, 2003Assignee: Rhode & Schwarz GmbH & Co. KGInventors: Alexander Roth, Georg Ortler
-
Patent number: 6603362Abstract: A reduced phase noise multiplication, digitally controlled frequency synthesizer employs a subsampling digitizer to downconvert (perform ‘constructive aliasing’ of) the synthesizer's output frequency to baseband for precision tuning of the synthesizer's output frequency in a digitally controlled phase locked loop. The use of a digitally controlled phase locked loop allows the stepsize of the synthesizer output frequency to be controlled in very small (e.g., sub-Hertz) increments. Since the phase locked loop uses all digital components for tuning control, no additional frequency division by the loop is required. This means that only the value of the subharmonic ratio ‘n’ of the subsampling clock to the analog-to-digital converter will determine multiplicative phase noise error.Type: GrantFiled: March 14, 2000Date of Patent: August 5, 2003Assignee: Intersil Americas Inc.Inventor: George E. Von Dolteren, Jr.
-
Patent number: 6597208Abstract: A direct digital frequency-synthesis device includes a modulo-M coherent accumulator that generates a first phase law from a frequency-control word. A table, addressed by a second phase law derived from the first phase law, generates a digital sinusoidal signal. A digital/analog converter converts the digital sinusoidal signal into an analog sinusoidal signal. A filter filters the analog sinusoidal signal. And, a divider divides the filtered signal. The divider has a lower order than M and has a synchronization input driven by a synchronization pulse for re-synchronizing the signal after division, the synchronization pulse being derived from the phase law. Such a device may find particular application to digital synthesizers for radar.Type: GrantFiled: November 21, 2001Date of Patent: July 22, 2003Assignee: ThalesInventors: Pascal Gabet, Jean-Luc De Gouy
-
Patent number: 6593773Abstract: To conserve power in a circuit where a high-speed signal HSIG controls combinational logic (10), while a low-speed signal LCLK drives a logic/memory circuit (12) that samples the output of the combinational logic, predictive logic state machine (14) generates a clock, P_LCLK, which has an active level preceding the active edge of LCLK by a period sufficient to allow the combinational logic to reach the desired state prior to the active edge of LCLK and, preferably, allows for possible jitter in LCLK. Responsive to P_LCLK, the signal suspend circuitry (16) either passes HSIG or gates off HSIG. Further reductions in power can be accomplished by predicting which portions of the logic/memory circuit (12) will be used, and clocking those portions.Type: GrantFiled: September 28, 2001Date of Patent: July 15, 2003Assignee: Texas Instruments IncorporatedInventors: Robert B. Staszewski, Dirk Leipold
-
Patent number: 6573763Abstract: A waveform generation apparatus comprises a delay circuit comprising i pieces of unit delay circuits connected in series, and providing i kinds of delay states by deriving signals from the respective unit delay circuits; k pieces of selection circuits each selecting one delay state from among the i kinds of delay states; a waveform generation circuit for generating n pieces of binary state signals in the same state, or generating n pieces of binary-state signals having a shape according to recording data supplied from the outside, on the basis of the signals having the i kinds of delay states; a transmission path for transmitting the n pieces of binary-state signals generated by the waveform generation circuit; a waveform synthesis circuit for generating a signal having multi-valued information from the n pieces of binary-state signals transmitted through the transmission path; a phase difference detection circuit for detecting phase differences among the n pieces of binary-state signals in the same state, whType: GrantFiled: May 10, 2002Date of Patent: June 3, 2003Assignee: Matsushita Electric Industrial Co., Ltd.Inventor: Yukio Iijima
-
Patent number: 6563350Abstract: A timing signal generator including a direct digital frequency synthesizer (DDFS), a divide-by-N counter, and a pattern generator, produces a TIMING signal conveying a timed sequence of pulses. The pattern generator produces a sequence of data pairs (FREQ,N), with each pair being produced in response to each pulse of the TIMING signal and indicating a time interval that is to occur between that TIMING signal pulse and a next TIMING signal pulse. The DDFS produces an output sine wave signal (SINE) having a frequency controlled by the current FREQ data output of the pattern generator. The divide-by-N counter produces the timing signal pulses. It counts cycles of the SINE signal occurring since it last produce a TIMING signal pulse and generates a next TIMING signal when it has counted the number of SINE signal pulses indicated by the current N data output of the pattern generator.Type: GrantFiled: March 19, 2002Date of Patent: May 13, 2003Assignee: Credence Systems CorporationInventors: Charles C. Warner, Bryan J. Dinteman
-
Patent number: 6522177Abstract: The invention relates to a frequency synthesis device comprising a direct digital synthesis device (22) for producing by calculation a signal oscillating at a determined frequency (Fdds), the calculation being performed by a logic circuit clocked by a clock signal (Sh) having a determined clock frequency (Fh), characterized in that it further comprises transposition means (74) for transposing the signal which oscillates at the determined frequency (Fdds) using the clock frequency signal (Sh), the signal thus transposed being supplied as an output (Sref).Type: GrantFiled: September 13, 2000Date of Patent: February 18, 2003Assignee: Harris CorporationInventor: Eric Daniel Jean Philippe Spampinato
-
Patent number: 6522176Abstract: A direct digital synthesizer for generating an output signal within a frequency band. The direct digital synthesizer comprises an input section for receiving a phase differential value and generating a phase angle value. A phase-amplitude converter generates an amplitude value in response to the phase angle value. A band-shaped dither generator generates a dither value. A first combiner sums the amplitude value and the dither value to define a first combined value. A second combiner differences the amplitude value and the dither value to define a second combined value. A first digital-to-analog converter (DAC) converts the first combined value to a first analog signal. A second digital-to-analog converter (DAC) converts the second combined value to a second analog signal. An output combiner combines the first analog signal and the second analog signal to generate the output signal.Type: GrantFiled: November 15, 2001Date of Patent: February 18, 2003Assignee: ITT Manufacturing Enterprises, Inc.Inventor: Brian M. Davis
-
Publication number: 20020175770Abstract: An efficient current feedback buffer is revealed. The buffer is useful in power supplies for a number of analog and digital devices, including CMOS voltage controlled ring oscillators, frequency synthesizers, delay locked loops, phase accumulators, and phase locked loops. The power supply and buffer maintains a low impedance output to the load, regulates the voltage output of the supply, and rejects power line noise.Type: ApplicationFiled: May 25, 2001Publication date: November 28, 2002Applicant: Infineon Technologies North America Corp.Inventor: Sasan Cyrusian
-
Publication number: 20020167345Abstract: A waveform generation apparatus comprises a delay circuit comprising i pieces of unit delay circuits connected in series, and providing i kinds of delay states by deriving signals from the respective unit delay circuits; k pieces of selection circuits each selecting one delay state from among the i kinds of delay states; a waveform generation circuit for generating n pieces of binary state signals in the same state, or generating n pieces of binary-state signals having a shape according to recording data supplied from the outside, on the basis of the signals having the i kinds of delay states; a transmission path for transmitting the n pieces of binary-state signals generated by the waveform generation circuit; a waveform synthesis circuit for generating a signal having multi-valued information from the n pieces of binary-state signals transmitted through the transmission path; a phase difference detection circuit for detecting phase differences among the n pieces of binary-state signals in the same state, whType: ApplicationFiled: May 10, 2002Publication date: November 14, 2002Applicant: Matsushita Electric Industrial Co., Ltd.Inventor: Yukio Iijima
-
Patent number: 6459253Abstract: A node (20) of a communications network extracts a reference signal from a transport network for use as a reference signal for the node. The node comprises a frequency locked loop (22) which filters the reference signal to the node, as well as a calibration system (24) which determines a tuning sensitivity factor (a) for the frequency locked loop. The calibration system performs a calibration procedure which includes the calibration steps of (1) obtaining a first error measurement (f1) when a first tuning data value is applied to the frequency locked loop; (2) obtaining a second error measurement (f2) when a second tuning data value is applied to the frequency locked loop; and, (3) using the first tuning data value, the second tuning data value, the first error measurement, and the second error measurement to determine the tuning sensitivity factor for the frequency locked loop.Type: GrantFiled: September 5, 2000Date of Patent: October 1, 2002Assignee: Telefonaktiebolaget LM Ericsson (publ)Inventor: Göran Krusell
-
Patent number: 6429693Abstract: A digital fractional phase detector is provided to realize a frequency synthesizer architecture that naturally combines transmitter modulation capability with a wideband all-digital PLL modulation scheme to maximize a digitally-intensive implementation by operating in a synchronous phase domain. Synchronous logic is provided across a digitally controlled VCO and is synchronous to the VCO output clock by implementing a timing adjustment in association with a reference calculation to allow a frequency control word to contain both channel information and transmit modulation information. The digital fractional phase detector is capable of accommodating a quantization scheme to measure fractional delay differences between the significant edge of the VCO output clock and a reference clock by using a time-to-digital converter to express the time difference as a digital word for use by the frequency synthesizer.Type: GrantFiled: June 30, 2000Date of Patent: August 6, 2002Assignee: Texas Instruments IncorporatedInventors: Robert B. Staszewski, Dirk Leipold
-
Patent number: 6424185Abstract: An improved synchronization circuit has a numerically controlled oscillator (NCO) having an accumulator, a number line, and feedback line fed back from the accumulator output. The accumulator repeatedly adds the number represented on the number line and the number represented on the feedback line and feedbacks the result to the accumulator. The result rolls over to zero as would an odometer when it reaches a maximum value. When the number represented on number input is properly selected by, for example, a microprocessor, a data stream representing the most significant bit of the result has jitter. The synchronization circuit also has a phase-locked loop (PLL) configured to receive the data stream of the most significant bit. The frequency of the most significant bit stream and the frequency of the jitter on that bit stream are controlled by the number at the number input. The number is chosen to maximize the jitter frequency and thus maximize jitter attenuation through the PLL.Type: GrantFiled: May 22, 1998Date of Patent: July 23, 2002Assignee: National Semiconductor CorporationInventor: Christopher K. Wolf
-
Patent number: 6407603Abstract: An analog voltage isolation circuit includes an error amplifier-integrator having an error-output voltage, which is compared to a selected value referenced to the same ground potential as the input signal being measured. The comparator output varies the current flowing through the series-connected light-emitting diodes of first and second opto-isolators. The output of the first opto-isolator, with respect to the input ground potential, generates a first current fedback to the error amplifier-integrator, to establish both the frequency and duty-cycle of a rectangular-wave signal periodically varying proportional to the magnitude of the input voltage.Type: GrantFiled: June 11, 2001Date of Patent: June 18, 2002Assignee: Lockheed Martin CorporationInventor: Clark Alexander Bendall
-
Patent number: 6404243Abstract: The present invention discloses a floating body architecture CMOSFET inverter with body biasing inverters added for controlling the delay time of the inverter. At least one body biasing inverter is connected between the main inverter's input and the body terminals of the FETs of the inverter. By supplying a representation of the input voltage to the body terminals of the p-channel and n-channel FETs, the preferred embodiment of the present invention is able to control the history dependent delay time associated with the variable source-to-body voltages in floating body CMOSFET inverters. The delay time is minimized by adding an odd number of body biasing inverter stages into the main inverter circuit. The delay time can also be maximized by adding an even number of body biasing inverter stages into the circuit.Type: GrantFiled: January 12, 2001Date of Patent: June 11, 2002Assignee: Hewlett-Packard CompanyInventors: Kenneth Koch, II, William Weiner
-
Patent number: 6396314Abstract: For sweeping a frequency synthesizer, which is digitally tunable in frequency in small steps to have a predetermined frequency progression over time, a clock signal of an accumulator generating digital adjustment values for the frequencies is controlled via a control circuit that is programmed corresponding to a desired frequency progression.Type: GrantFiled: August 18, 2000Date of Patent: May 28, 2002Assignee: Rohde & Schwarz GmbH & Co. KGInventor: Alexander Roth
-
Patent number: 6388536Abstract: A method and apparatus for synthesizing high-frequency signals is disclosed that overcomes integration problem associated with prior implementations while meeting demanding phase noise and other impurity requirements. In one embodiment, a phase-locked loop (PLL) frequency synthesizer is disclosed having a voltage controlled oscillator (VCO) with a variable capacitance that includes a discretely variable capacitance in conjunction with a continuously variable capacitance. The discretely variable capacitance may provide coarse tuning adjustment of the variable capacitance, and the continuously variable capacitance may provide a fine tuning adjustment of the variable capacitance. In a more general terms, a frequency synthesizer is disclosed having a first variable and a second capacitance circuits and frequency control circuitry to coarsely tune the output frequency by adjusting the first control signal and to finely tune the output frequency by adjusting the second control signal.Type: GrantFiled: June 27, 2000Date of Patent: May 14, 2002Assignee: Silicon Laboratories Inc.Inventor: David R. Welland
-
Patent number: 6377094Abstract: The waveform generator includes a free-running ring oscillator, an algebra module, a switching module and an output module. The free-running ring oscillator includes a plurality of delay elements connected in a loop and a plurality of taps disposed between the delay elements, with each tap providing a uniquely phased, oscillating transition signal. The algebra module generates an output signal indicating a first rising edge of the arbitrary waveform in response to an input signal. The switching module includes a switch input port in electrical communication with the algebra data output port, a plurality of switch tap input ports in electrical communication with the free-running ring oscillator taps and switch output port. At the switch output port, the switch module provides a first transition signal selected from one of the plurality of free-running ring oscillator taps in response to the signal indicative of a first rising edge received at the switch input port.Type: GrantFiled: June 29, 2000Date of Patent: April 23, 2002Assignee: Oak Technology, Inc.Inventor: Adam L. Carley
-
Patent number: 6373294Abstract: An apparatus for generating a supply signal at a predetermined frequency comprises a digital synthesizer connected with an oscillator and a processor; and a temperature sensor connected with the processor. The oscillator provides a periodic excitation signal to the synthesizer, which responds by recurrently accumulating bits in quantum bit step amounts to a maximum bit capacity and returning to a starting bit count in a bit accumulating period. The synthesizer generates the supply signal based upon the bit accumulating period. The processor provides a control signal to the synthesizer to control the quantum bit step amount. The temperature sensor and the processor cooperatively employ a predetermined temperature parameter-correction factor relationship to adjust the control signal to set the quantum bit step amount to establish the bit accumulating period appropriately for the predetermined frequency.Type: GrantFiled: August 10, 2000Date of Patent: April 16, 2002Inventor: Ronald Bentley
-
Patent number: 6359476Abstract: A frequency correction circuit includes a temperature sensor (100) disposed to measure temperature and produce temperature signals representing sensed temperatures. A data supplier (110) stores information items, receives digital input signals representing and produces a digital output information signal representing an item selected in accordance with the digital input signal. A control circuit (120) receives the temperature signals and receives the digital output information signal. The control circuit (120) produces control signals based on the temperature signals. A clock circuit (150) is disposed to generate a reference frequency signal. A digital synthesizer (130) receives the reference frequency signal and the control signals. The digital synthesizer produces an output frequency signal as directed by the control signals received from the control circuit (120).Type: GrantFiled: June 18, 2001Date of Patent: March 19, 2002Assignee: The Connor Winfield CorporationInventors: Kenneth D. Hartman, David J. Kenny, Matthew J. Klueppel
-
Patent number: 6353649Abstract: A direct digital synthesizer (200) includes a first accumulator (202) that acts as the frequency accumulator in order to generate the desired average frequency. A second accumulator (204) acts to generate a phase correction at each overflow, with the input into the phase correction accumulator (204) being a function of the input frequency. The clock signal of the phase correction accumulator (204) is the overflow signal (208) of the frequency accumulator (202). With this configuration, the frequency accumulator (202) generates the timing, and the phase correction accumulator (204) generates the interpolation value. The use of the two accumulators (202, 204) as described, eliminates the need to use a multiplier in the design which is a high current consumption device.Type: GrantFiled: June 2, 2000Date of Patent: March 5, 2002Assignee: Motorola, Inc.Inventors: David E. Bockleman, Jui-Kuo Juan
-
Patent number: 6348785Abstract: An arbitrary waveform generator (AWG) generates an output signal that linearly ramps between discrete levels to approximate a smoothly varying waveform. The AWG includes a digital-to-analog converter (DAC) formed by a set of N ramp generators, with each ramp generator producing output currents that ramp at adjustable rates between discrete levels in response to a change in state of an input waveform data bit. The output currents of all N ramp generators of the DAC, which have separately weighted magnitude levels, are summed and converted to a proportional voltage to produce the AWG's output signal.Type: GrantFiled: January 30, 2001Date of Patent: February 19, 2002Assignee: Credence Systems CorporationInventor: Paul Dana Wohlfarth