With Charge Pump Patents (Class 327/157)
-
Patent number: 9225345Abstract: Embodiments of the invention are generally directed to charge pump calibration for a dual-path phase-locked loop circuit. An embodiment of an apparatus includes a phase frequency detector; an integral path including a first charge pump; a proportional path including a second charge pump; and a calibration mechanism for the first charge pump and the second charge pump, the calibration mechanism including a phase detector to detect whether a reference clock signal or a feedback clock signal is leading or lagging in phase and to generate a signal indicating which clock signal is leading or lagging, a first memory element and a second memory element to store the signal from the phase detector, a first control logic to adjust current for the first charge pump based on the value stored in the first memory element, and a second control logic to adjust current for the second charge pump based on the value stored in the second memory element.Type: GrantFiled: January 30, 2014Date of Patent: December 29, 2015Assignee: Lattice Semiconductor CorporationInventors: Baoli Tong, Fei Song, Xiaozhi Lin, Xiaofeng Wang
-
Patent number: 9203386Abstract: Examples of analog delay lines and analog delay systems, such as DLLs incorporating analog delay lines are described, as are circuits and methods for adaptive biasing. Embodiments of adaptive biasing are described and may generate a bias signal for an analog delay line during start-up. The bias signal may be based in part on the frequency of operation of the analog delay line.Type: GrantFiled: July 2, 2014Date of Patent: December 1, 2015Assignee: Micron Technology, Inc.Inventor: Feng Lin
-
Patent number: 9197224Abstract: Circuits and methods for a combined phase detector are provided. In some embodiments, circuits for a combined phase detector are provided, the circuits comprising: a tri-state phase frequency detector and charge pump that receives a reference signal and a first input signal, and that produces a first output signal; and a sub-sampling phase detector that receives the reference signal and a second input signal, and that outputs a second output signal, wherein the first output signal and the second output signal are coupled together.Type: GrantFiled: July 13, 2012Date of Patent: November 24, 2015Assignee: The Trustees of Columbia University in the City of New YorkInventors: Peter R. Kinget, Chunwei Hsu, Shih-An Yu, Karthik Tripurari
-
Patent number: 9171834Abstract: An IC includes: a substrate having a thick oxide portion and a thin oxide portion; a load circuit disposed on the thin oxide portion and coupled between a supply node and a virtual supply node; and a current source circuit and protection circuit disposed on the substrate. The current source circuit has an output coupled to the virtual supply node and is operable to provide a voltage at the virtual supply node. The protection circuit includes a sensing portion and a protection portion. The sensing portion is coupled to the virtual supply node and is operable to detect the voltage at the virtual supply node. The protection portion is coupled to the sensing portion and is operable, in response to the sensed voltage, to prevent a difference in voltage between the voltage at the virtual supply node and a second voltage at the supply node from exceeding a maximum voltage.Type: GrantFiled: November 30, 2012Date of Patent: October 27, 2015Assignee: Freescale Semiconductor, Inc.Inventors: Xinghai Tang, Hector Sanchez
-
Patent number: 9088292Abstract: A clocking scheme for a reconfigurable wideband analog-to-digital converter (ADC) including a plurality of Delay Locked Loops (DLLs) arranged in parallel. Each DLL is responsive to an input clock signal and configured to selectively generate a plurality of output clock signals for controlling the operation of the ADC.Type: GrantFiled: September 8, 2014Date of Patent: July 21, 2015Assignee: Lockheed Martin CorporationInventors: Victoria Tabuena Pereira, Lloyd Frederick Linder, Douglas A. Robl, Brandon R. Davis, Toshi Omori
-
Patent number: 9071253Abstract: Automatic digital sensing and compensation of frequency drift caused by temperature, aging, and/or other effects may be provided by including a compensation capacitor array and a sensing logic. The sensing logic may be configured to detect a drift in a first control signal and to provide the compensation capacitor array with a second control signal. The second control signal is configured to cause an adjustment of capacitance in the compensation capacitor array based on the detected drift in the first control signal.Type: GrantFiled: November 9, 2011Date of Patent: June 30, 2015Assignee: Intel CorporationInventor: Shenggao Li
-
Patent number: 9069367Abstract: A reference voltage generator is described. The reference voltage generator includes a proportional to absolute temperature (PTAT) current source, the PTAT current source being capable of providing a first current that is proportional to a temperature. The reference voltage generator further includes a current mirror comprising a first transistor and a second transistor, the current mirror configured to generate a second current proportional to the first current, wherein a ratio of the first current to the second current is equal to a ratio of a gate width of the first transistor to a gate width of the second transistor. The reference voltage generator further includes a voltage divider, the voltage divider being capable of receiving the second current, the voltage divider capable of outputting a reference voltage, the reference voltage being substantially independent from a change of the temperature.Type: GrantFiled: December 4, 2012Date of Patent: June 30, 2015Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Dipankar Nag, Chewn-Pu Jou
-
Publication number: 20150145569Abstract: Quantization noise in a fractional-N phase-locked loop (PLL) is canceled using a capacitor-based digital to analog converter (DAC). A phase error is detected between a reference signal and a feedback signal in the PLL. A charge pump circuit charges a first capacitor circuit based on the phase error to generate a phase error voltage corresponding to the phase error. The capacitor based DAC generates a quantization error correction voltage based on a digital value corresponding to the quantization error, which is then combined with the phase error voltage to cancel the quantization error.Type: ApplicationFiled: July 31, 2014Publication date: May 28, 2015Inventor: Michael H. Perrott
-
Publication number: 20150145568Abstract: Methods, systems, and apparatuses are described for compensating for an undesired fractional spur due to a PLL in a communication system. The communication system includes a time-to-digital converter (TDC) that is configured to execute in parallel to the PLL. The TDC is configured to determine a phase difference between a reference frequency and an output oscillation signal provided by the PLL. The phase difference is received by a processor to estimate particular characteristics of the undesired fractional spur, and the estimate of the characteristics is used to construct an estimate of the undesired fractional spur.Type: ApplicationFiled: December 17, 2013Publication date: May 28, 2015Applicant: Broadcom CorporationInventors: Alireza Tarighat Mehrabani, Behzad Nourani
-
Publication number: 20150145570Abstract: A phase-locked loop (PLL) includes a time to voltage converter to convert a phase error between a reference signal and a feedback signal of the PLL to one or more voltage signals. An oscillator-based analog to digital converter (ADC) receives the one or more voltage signals and controls one or more oscillators according to the voltages. The oscillator-based ADC determines a digital value corresponding to the phase error based on the frequencies of the one or more oscillators.Type: ApplicationFiled: July 31, 2014Publication date: May 28, 2015Inventor: Michael H. Perrott
-
Patent number: 9041444Abstract: Methods, systems, and apparatuses are described for compensating for an undesired fractional spur due to a PLL in a communication system. The communication system includes a time-to-digital converter (TDC) that is configured to execute in parallel to the PLL. The TDC is configured to determine a phase difference between a reference frequency and an output oscillation signal provided by the PLL. The phase difference is received by a processor to estimate particular characteristics of the undesired fractional spur, and the estimate of the characteristics is used to construct an estimate of the undesired fractional spur.Type: GrantFiled: December 17, 2013Date of Patent: May 26, 2015Assignee: Broadcom CorporationInventors: Alireza Tarighat Mehrabani, Behzad Nourani
-
Patent number: 9041445Abstract: The present invention is directed to signal processing system and electrical circuits. More specifically, embodiments of the present invention provide a DLL system that provides phase correction by determining a system offset based on phase differences among the delay lines. The offset is used as a part of a feedback loop to provide phase corrections for the delay lines. There are other embodiments as well.Type: GrantFiled: October 20, 2014Date of Patent: May 26, 2015Assignee: Inphi CorporationInventor: Guojun Ren
-
Patent number: 9030241Abstract: A phase-locked loop circuit using a multi-curve voltage-controlled oscillator (VCO) having a set of operating curves, each operating curve corresponding to a different frequency range over a control voltage range. The phase-locked loop circuit includes a digital control circuit configured to generate a curve select signal using a closed loop curve search operation to select one of the operating curves in the multi-curve VCO, the selected operating curve being used by the VCO to generate an output signal with an output frequency being equal or close to a target frequency of the phase-locked loop. In one embodiment, the digital control circuit implements a binary jump method and an operating curve is selected when the operating curve has an output frequency meeting the target frequency with the control voltage being within a first voltage range being a narrowed and centered voltage range within the control voltage range.Type: GrantFiled: April 30, 2013Date of Patent: May 12, 2015Assignee: Micrel, Inc.Inventors: Juinn-Yan Chen, Wei-Kang Cheng
-
Patent number: 9024667Abstract: A self-biased Phase Locked Loop (PLL) is provided. The self-biased PLL includes a bias current generator configured to generate a bias current Ib, wherein the bias current Ib includes one or more adjustable parameters for adjusting a loop bandwidth wn of the self-biased PLL. The one or more adjustable parameters in the bias current Ib includes at least one of a reference voltage Vref and a reference frequency Fref.Type: GrantFiled: May 1, 2014Date of Patent: May 5, 2015Assignee: Semiconductor Manufacturing International (Shanghai) CorporationInventor: Zhigang Fu
-
Publication number: 20150116016Abstract: A charge-pump phase-frequency detector includes first and second flip-flops first and second delay circuits, a charge pump circuit and a reset gate. The flip-flops each have a respective data input connected to a fixed logic level, a reset input, a data output, and a clock input. The clock inputs of the first and second flip-flops are connected to receive a frequency reference signal and a feedback signal derived from the VCO, respectively. The reset gate includes a respective input connected to the data output of each of the flip-flops, and an output connected to the reset inputs of the flip-flops via the first delay circuit. The charge pump circuit includes an up input connected to the data output of the first flip-flop via the second delay circuit, a down input connected to the data output of the second flip-flop, and a control current output.Type: ApplicationFiled: October 31, 2013Publication date: April 30, 2015Inventor: Akmarul Ariffin Salleh
-
Publication number: 20150116017Abstract: A self-biased Phase Locked Loop (PLL) is provided. The self-biased PLL includes a bias current generator configured to generate a bias current Ib, wherein the bias current Ib includes one or more adjustable parameters for adjusting a loop bandwidth wn of the self-biased PLL. The one or more adjustable parameters in the bias current Ib includes at least one of a reference voltage Vref and a reference frequency Fref.Type: ApplicationFiled: May 1, 2014Publication date: April 30, 2015Applicant: SEMICONDUCTOR MANUFACTURING INTERNATIONAL (SHANGHAI) CORPORATIONInventor: Zhigang FU
-
Patent number: 9020018Abstract: A calibration system may be provided for calibrating wireless communications circuitry in an electronic device during manufacturing. The calibration system may include data acquisition equipment and calibration computing equipment for receiving and processing test and calibration signals from wireless communications circuitry to be calibrated. During testing and calibration operations, a device may be provided with initial pre-distortion calibration values. The initial pre-distortion calibration values may be generated at least in part based on calibration operations performed for other wireless electronic devices. The device may generate a test signal using the initial pre-distortion calibration values. The calibration system may determine whether the test signal is within an acceptable range of a known reference signal.Type: GrantFiled: June 14, 2012Date of Patent: April 28, 2015Assignee: Apple Inc.Inventors: Gary Lang Do, David A. Donovan, Gurusubrahmaniyan Radhakrishnan
-
Publication number: 20150109035Abstract: A loop filter for a phase locked loop (PLL) having fast tuning capability while limiting phase noise. The filter includes a fine tune input port to receive a fine tune signal from the phase detector and a coarse tune input port to receive a coarse tune signal from the coarse tuner. The external coarse tuner provides the majority of the voltage slew on the loop filter while a fine tune control, thus reducing tune time. in one embodiment, the loop filter includes a voltage divider to limit the effective tuning sensitivity and thus control noise induced on a voltage-controlled oscillator from the loop filter. An elliptical filter may be employed to attenuate fractional spurs within the filter output signal.Type: ApplicationFiled: October 18, 2013Publication date: April 23, 2015Applicant: Raytheon CompanyInventors: Robert J. Smith, Steven Hand
-
Patent number: 8994355Abstract: A voltage converter device includes a voltage regulator having a supply terminal for receiving a supply voltage and an output terminal for providing a regulated voltage. A voltage multiplier is for receiving the regulated voltage and providing a boosted voltage higher in absolute value than the regulated voltage. The voltage multiplier includes circuitry for providing a clock signal that switches periodically between the regulated voltage and a reference voltage, and a sequence of capacitive stages that alternately accumulate and transfer electric charge according to the clock signal for generating the boosted voltage from the regulated voltage. The voltage regulator includes a power transistor and a regulation transistor each having a first conduction terminal, a second conduction terminal and a control terminal.Type: GrantFiled: February 21, 2012Date of Patent: March 31, 2015Assignee: STMicroelectronics S.r.l.Inventors: Mario Micciche, Antonino Conte, Carmelo Ucciardello, FrancescoNino Mammoliti
-
Patent number: 8994420Abstract: A frequency synthesizer capable of generating a clock signal having reduced digital spurs and reduced jitter is described. An apparatus includes a frequency modulator configured to generate a divide control signal and a digital quantization error signal in response to a divide ratio. The apparatus includes a phase modulator configured to generate a phase error signal based on the digital quantization error signal. The phase modulator is an n-order sigma-delta modulator module, n being an integer greater than one. The apparatus may include an interpolative divider configured to generate a feedback signal in a phase-locked loop (PLL) based on an output signal of the PLL, the divide control signal, and the phase error signal. The interpolative divider may include the frequency modulator and the phase modulator. The phase modulator may have a unity gain signal transfer function.Type: GrantFiled: May 11, 2012Date of Patent: March 31, 2015Assignee: Silicon Laboratories Inc.Inventors: Adam B. Eldredge, Xue-Mei Gong
-
Patent number: 8994565Abstract: An analog to digital conversion includes a multiplexor circuit for receiving analog input signals and, responsive to a select input, an analog to digital converter circuit to convert a selected analog signal into a digital signal, a conversion starting device to send a conversion start signal on the basis of a trigger event, the conversion starting device being responsive to a select input, a sequencer to control the analog to digital converter circuitry to execute one sequence conversion on the basis of one conversion sequence instruction, and a FIFO register block to receive conversion sequence instructions and being able to queue each new received conversion sequence instruction if an actual conversion sequence is in progress and to control the sequencer to execute a new sequence conversion instruction after the conversion sequence is executed.Type: GrantFiled: October 16, 2013Date of Patent: March 31, 2015Assignee: STMicroelectronics S.R.L.Inventors: Gianluigi Forte, Dino Costanzo, StelloMatteo Bille'
-
Patent number: 8989332Abstract: Disclosed are systems and method for controlling frequency synthesizers. A control system can be implemented in a phase-locked loop (PLL), such as a Frac-N PLL of a frequency synthesizer, to reduce or eliminate reference spurs. In some embodiments, such a control system can include a phase detector configured to receive a reference signal and a feedback signal. The phase detector can be configured to generate a first signal representative of a phase difference between the reference signal and the feedback signal. The control system can further include a charge pump configured to generate a compensation signal based on the first signal. The control system can further includes an oscillator configured to generate an output signal based on the compensation signal. The compensation signal can be configured to reduce or substantially eliminate one or more reference spurs associated with the frequency synthesizer.Type: GrantFiled: February 26, 2014Date of Patent: March 24, 2015Assignee: Skyworks Solutions, Inc.Inventors: Rachel Nakabugo Katumba, Darren Roger Frenette, Ardeshir Namdar-Mehdiabadi, John William Mitchell Rogers
-
Patent number: 8988122Abstract: A terminal includes control logic to control a phase-locked loop to output a spread-spectrum clocking signal. The control logic controls the generation of the spread-spectrum clocking signal by adjusting at least one parameter of the phase-locked loop. The parameter may be a charge pump setting or a loop-filter capacitance of the phase-locked loop, or their digital equivalents. Adjustment of the parameter reduces a predetermined portion of a communications spectrum. The predetermined portion may be located within a range of frequencies allocated to a specific channel, and reduction of the spectrum in this range may serve to reduce noise associated with clocking harmonics.Type: GrantFiled: September 30, 2011Date of Patent: March 24, 2015Assignee: Intel CorporationInventors: Ewunnet Gebre-Selassie, Dawson W. Kesling, Steven J. Kirch, Rahul D. Limaye, Shah M. Musa, Fugao Wang
-
Publication number: 20150077164Abstract: A phase-locked loop circuit using a multi-curve voltage-controlled oscillator (VCO) having a set of operating curves, each operating curve corresponding to a different frequency range over a control voltage range. The phase-locked loop circuit includes a phase and frequency detector driving a charge pump and a digital control circuit configured to perform a closed loop curve search operation to select one of the operating curves in the multi-curve VCO and to perform a curve tracking operation using the selected operating curve, the selected operating curve being used by the VCO to generate an output signal with an output frequency being equal or close to a target frequency of the phase-locked loop. In one embodiment, the digital control circuit increases the charge pump current above a nominal current value during the closed loop curve search operation and set the charge pump current to the nominal current during the curve tracking operation.Type: ApplicationFiled: September 23, 2014Publication date: March 19, 2015Inventors: Juinn-Yan Chen, Wei-Kang Cheng
-
Patent number: 8981825Abstract: A PLL circuit includes: a phase comparator for detecting a phase difference between a reference signal and a feedback signal; a first charge pump for outputting a current Ipr according to a detection result of the phase comparator; a second charge pump for outputting a current Iint according to the detection result of the phase comparator; a filter for outputting a current Iprop from which a high frequency component of the Ipr is removed; an integrator for integrating the Iint; a voltage-current conversion circuit for outputting a current Ivi according to an integrated result of the integrator; and an oscillator that generates an oscillating signal of a frequency according to a current Iro, a sum of the Iprop and the Ivi, and feeds it back to the phase comparator.Type: GrantFiled: July 14, 2014Date of Patent: March 17, 2015Assignee: Renesas Electronics CorporationInventor: Akio Katsushima
-
Publication number: 20150061738Abstract: There is provided a charge pump circuit, including: a step-up circuit unit stepping up an input voltage at least once, according to a frequency and a voltage level of a clock signal; and a control unit altering the voltage level of the clock signal according to an output voltage from the step-up circuit unit to regulate the output voltage from the step-up circuit.Type: ApplicationFiled: March 31, 2014Publication date: March 5, 2015Applicant: SAMSUNG ELECTRO-MECHANICS CO., LTD.Inventors: Yong Il KWON, Moon Suk JEONG, Tah Joon PARK
-
Publication number: 20150061737Abstract: A phase locked loop (PLL) includes a first loop, a second loop, and a lock detector. The first loop locks a feedback signal having a frequency equal to a fraction of a frequency of an output signal to a reference signal in phase. The first loop has a first bandwidth. The second loop locks the feedback signal to the reference signal in frequency and has a second bandwidth. The first bandwidth is higher than the second bandwidth. The lock detector is coupled to the second loop and increases the second bandwidth in response to detecting that the feedback signal is not locked to the reference signal.Type: ApplicationFiled: August 30, 2013Publication date: March 5, 2015Applicants: ATI Technologies ULC, Advanced Micro Devices, Inc.Inventors: Saeed Abbasi, Nima Gilanpour, Michael R. Foxcroft, George A. W. Guthrie, Raymond S. P. Tam
-
Patent number: 8963750Abstract: There is described a time-to-digital conversion scheme using an arrangement of delay elements based Time-to-Digital Converter, TDC (20), wherein dithering is built in the digital domain and introduced in the analog domain as a modulation of a supply voltage (TDC-supply) supplying delay elements of the TDC, each having a propagation delay which exhibits a dependency to their supply voltage.Type: GrantFiled: April 22, 2014Date of Patent: February 24, 2015Assignee: Asahi Kasei Microdevices CorporationInventors: David Canard, Julien Delorme
-
Patent number: 8963594Abstract: A phase-locked loop (PLL) circuit is provided. The PLL circuit includes a phase frequency detector (PFD), a first charge pump (CP), a second CP, a first loop component set, a second loop component set, a voltage control oscillator (VCO) and a frequency divider. The first CP and the second CP are coupled to the PFD. The first loop component set is coupled between the first CP and the VCO. The second loop component set is coupled between the second CP and the VCO. The frequency divider is coupled between the PFD and the VCO. The first loop component set generates an offset current to adjust the working range of the first CP and the second CP. The second loop component set generates an offset current and a DC adjustment voltage to control the control voltage outputted to the VCO.Type: GrantFiled: May 10, 2013Date of Patent: February 24, 2015Assignee: Realtek Semiconductor CorporationInventors: Yu-Che Yang, Han-Chang Kang
-
Patent number: 8963595Abstract: A shared loop filter includes an input port configured to selectively receive a first input from a first charge pump. The first charge pump is connected to a first phase locked loop (PLL) in a first die. The input port is further configured to selectively receive a second input from a second charge pump, the second charge pump connected to a second PLL in a second die separate from the first die. The shared loop filter further includes an output port configured to selectively provide an output to a first voltage controlled oscillator (VCO). The first VCO is connected to the first PLL. The output port is further configured to selectively output a second output to a second VCO. The second VCO is connected to the second PLL.Type: GrantFiled: July 28, 2014Date of Patent: February 24, 2015Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Feng Wei Kuo, Shyh-An Chi, Huan-Neng Chen, Yen-Jen Chen, Chewn-Pu Jou
-
Patent number: 8964880Abstract: In an embodiment of the invention, a frequency divider in a phase-locked loop (PLL) circuit is provided power from the power supply that provides power to a transmission circuit. The PLL is configured to receive a first direct current (DC) reference voltage, a second DC voltage and a reference clock signal. The PLL is configured to generate a transmission clock signal. A transmission circuit is configured to receive the transmission clock signal, the second DC voltage and a data bus where the data bus includes a plurality of data bits in parallel. The transmission circuit transmits data serially.Type: GrantFiled: July 11, 2012Date of Patent: February 24, 2015Assignee: Texas Instruments IncorporatedInventors: Vishnu Ravinuthula, Dushmantha Rajapaksha, Hugh Mair
-
Publication number: 20150048871Abstract: A phase locked loop may be operable to generate, utilizing a frequency doubler, a reference clock signal whose frequency is twice a frequency of a crystal clock signal and is keyed on both rising and falling edges of the crystal clock signal. The phase locked loop may enable usage of both rising and falling edges of the crystal clock signal, based on the generated reference clock signal. The phase locked loop may perform an operation of the phase locked loop based on the enabling. The phase locked loop may perform a phase comparison function, based on both rising and falling edges of the crystal clock signal. By utilizing a sampled loop filter in the phase locked loop, the phase locked loop may eliminate, at an output of a charge pump in the phase locked loop, disturbance which is associated with duty cycle errors of the crystal clock signal.Type: ApplicationFiled: August 5, 2014Publication date: February 19, 2015Inventor: Sheng Ye
-
Patent number: 8952836Abstract: A pipeline analog-to-digital converter is disclosed which includes at least one periodic unit consisting of two adjacent stages that jointly use two capacitor networks of the same structure. Each of the capacitor networks includes two identical capacitors, two switches and four terminals. On/off states of the switches and interconnection configuration of the terminals are controlled by clock signals to switch the periodic unit between four possible connection configurations. During operation of the periodic unit, when the upstream stage is in a sampling phase that involves one of the capacitor networks as well as a reference capacitor, the downstream stage uses the other of the capacitor networks to conduct residue amplification; and on the other hand, when the upstream stage is using one of the capacitor networks for residue amplification, the downstream stage relies also on this capacitor network for sampling, leaving the other of the capacitor networks idle.Type: GrantFiled: April 16, 2014Date of Patent: February 10, 2015Assignee: Shanghai Huahong Grace Semiconductor Manufacturing CorporationInventors: Hongwei Zhu, Yuwei Zhao
-
Patent number: 8933733Abstract: A reconfigurable circuit is disclosed. The reconfigurable circuit comprises a pause detector mechanism, a clock extractor, and a multiplexer. The multiplexer is configured to receive a reference clock and is coupled to the clock extractor to receive a clock extracted from a carrier of a near field communication (NFC) field. The reconfigurable circuit also comprises a phase locked loop (PLL) coupled to the pause detector mechanism and the multiplexer, and the PLL can be configured in a first mode to be locked to the reference clock, in a second mode to be locked to the extracted clock, and in a third mode wherein the PLL can switch between being locked to the reference clock and being locked to the extracted clock.Type: GrantFiled: November 5, 2013Date of Patent: January 13, 2015Assignee: Mediatek Singapore Pte. Ltd.Inventors: Tieng Ying Choke, Yuan Sun, Huajiang Zhang, Osama K A Shana'a
-
Publication number: 20150004919Abstract: An analog phase-locked loop, PLL, (100, 200) is disclosed, comprising a voltage controlled oscillator (102, 202); a frequency divider (104, 204) having its input connected to an output of the VCO; a first phase detector (106, 206) arranged to detect a phase difference between an output signal of the frequency divider and a reference frequency signal and provide an output signal based on the phase difference, wherein the detectable phase difference is within one cycle of the reference frequency; a first charge pump (108, 208) connected to an output of the first phase detector and arranged to divider output a charge per detected phase error based on the output of the first phase detector; and an analog loop filter (110, 210) connected to the first charge pump and arranged to provide a voltage, based on the output of the first charge pump, to the VCO.Type: ApplicationFiled: November 14, 2012Publication date: January 1, 2015Inventor: Staffan Ek
-
Publication number: 20150002195Abstract: A charge pump circuit that utilizes a sensing circuit for determining the current loading or status of the output supply generated by the charge pump circuit to determine a corresponding frequency for a variable rate clock for the charge pump circuit. When a current load is present, the clock frequency automatically ramps up to a relatively high level to increase the output current of the charge pump circuit. When the current load is removed and the supply is settled out, the clock frequency is automatically reduced to a relatively quieter level and the charge pump circuitry operates at a lower power level. Accordingly, the charge pump circuit is only noisy when it has to be, thus providing optimal power when required and being electrically quiet and operating at lower power at all other times.Type: ApplicationFiled: July 1, 2013Publication date: January 1, 2015Inventor: Robert Mark Englekirk
-
Patent number: 8917126Abstract: A system is disclosed, which may include a differential charge pump. The differential charge pump may include a first and a second H-bridge circuit, each driving, on a respective output, an output current that is substantially similar over an output voltage operating range. The differential charge pump may be designed to receive increment, decrement and bias signals, and drive, in response to the increment and decrement signals, the output current to draw each H-bridge circuit output towards a first or a second supply voltage. The differential charge pump may also be designed to increase, in response to the bias signals, the output voltage operating range over which the output current is substantially similar. The differential charge pump may also include a bias signal generator, designed to generate bias signals in response to H-bridge circuit output voltages.Type: GrantFiled: December 23, 2013Date of Patent: December 23, 2014Assignee: International Business Machines CorporationInventors: Joel T. Ficke, David M. Friend, Grant P. Kesselring, James D. Strom
-
Publication number: 20140354336Abstract: Digital phase-locked loop (PLL) with dynamic hybrid (mixed analog/digital signal) delta-sigma (??) phase/frequency detector (?? PFD). A hybrid 2nd-order ?? PFD may be implemented based on a continuous-time 1st-order ?? analog-to-digital converter (ADC) enhanced to 2nd-order via closed loop frequency detection. Fine resolution encoding of the ?? PFD output facilitates true multi-bit phase/frequency error digitization with drastically reduced ?? quantization noise. The implementation of low complexity ?? PFD is assisted via digital requantization and adaptive noise cancellation. The PLL includes independent frequency-locking and phase-locking operational modes and all-digital control of a digitally controlled oscillator (DCO).Type: ApplicationFiled: May 21, 2014Publication date: December 4, 2014Applicant: Broadcom CorporationInventors: Ioannis Loukas Syllaios, Henrik Tholstrup Jensen
-
Publication number: 20140354335Abstract: A PLL includes independent frequency-locking and phase-locking operational modes. In addition, the PLL includes a hybrid (e.g., mixed-analog/digital signal) 2nd-order delta-sigma (DS) phase/frequency detector. The detector may be implemented based on a continuous-time 1st-order DS Analog to Digital (ADC) converter. The ADC may be enhanced to 2nd-order by using, e.g., closed loop frequency detection. The PLL includes a fine resolution encoder for encoding the DS ADC output. The fine resolution encoding facilitates true multi-bit phase/frequency error digitization with drastically reduced DS quantization noise.Type: ApplicationFiled: August 14, 2013Publication date: December 4, 2014Applicant: Broadcom CorporationInventors: Ioannis Loukas Syllaios, Henrik Tholstrup Jensen
-
Patent number: 8901994Abstract: A loop filter is described. The loop filter has first and second inputs and an output. A loop filter capacitor is coupled to the loop filter output. Sample switches are coupled to the second loop filter input. A voltage divider is coupled to reset switches. Switched capacitors are coupled to sample switches, the reset switches, the loop filter capacitor, and the loop filter output.Type: GrantFiled: December 30, 2011Date of Patent: December 2, 2014Assignee: Intel CoprorationInventor: Yongping Fan
-
Patent number: 8901976Abstract: A synchronizing circuit that is capable of generating a reproduced clock signal synchronized with a reference clock signal without causing a false lock and a clock data recovery circuit including the same are provided. To generate a clock signal synchronized with a reference clock signal associated with a data transition point that appears every predetermined period in an input data signal, the following false-lock avoidance processing is performed. That is, precharging of a first line is started when a phase control voltage applied to the first line by a charge pump falls below a lower-limit reference voltage, and the precharging of the first line is continued until the phase control voltage exceeds an upper-limit reference voltage.Type: GrantFiled: October 28, 2013Date of Patent: December 2, 2014Assignee: LAPIS Semiconductor Co., Ltd.Inventors: Akira Nakayama, Kunihiro Harayama
-
Patent number: 8901974Abstract: The invention generally relates to phase locked loops (PLL), and more specifically to ultra-low bandwidth phase locked loops. The invention may be for example embodied in an integrated circuit implementing a phase locked loop or a method for operating a phase locked loop. The invention provides a PLL with a control stage that uses only two storage cells, a counter and a digital-to-analog (DAC) converter. In comparison to prior-art PLLs using storage cells the configuration of the invention's control stage reduces the chip area required for the PLL reduced. The invention further suggests PVT compensation mechanisms for a PLL and implementing a PLL that has lower peaking in its frequency response, which results in better settling response.Type: GrantFiled: January 30, 2013Date of Patent: December 2, 2014Assignee: Texas Instruments Deutschland GmbHInventors: Puneet Sareen, Markus Dietl, Ketan Dewan, Edmond F. George
-
Patent number: 8901977Abstract: The present invention is directed to signal processing system and electrical circuits. More specifically, embodiments of the present invention provide a DLL system that provides phase correction by determining a system offset based on phase differences among the delay lines. The offset is used as a part of a feedback loop to provide phase corrections for the delay lines. There are other embodiments as well.Type: GrantFiled: July 1, 2014Date of Patent: December 2, 2014Assignee: Inphi CorporationInventor: Guojun Ren
-
Publication number: 20140347106Abstract: A delay-locked loop (DLL) operation mode control circuit and corresponding method are provided in which one of the output values from a display driver IC (DDI) is detected to switch a DLL block to standby mode. In examples, a CLKP/N frequency and CLKP/N common terminal voltage status are used to switch mode. Accordingly, since inoperable frequency domains otherwise present in a normal mode interval of the DLL block is included into standby mode, more stable operation of the DLL circuit is provided.Type: ApplicationFiled: March 12, 2014Publication date: November 27, 2014Applicant: MAGNACHIP SEMICONDUCTOR, LTD.Inventors: Jung Hyun KIM, Brian CHUNG, Steve KANG
-
Publication number: 20140340132Abstract: A frequency synthesizing system includes a clock generator to generate a reference clock signal, a frequency doubler to generate a frequency-doubled clock signal in response to rising edges and falling edges of the reference clock signal, a frequency multiplier to generate a frequency-multiplied clock signal in response to either rising edges or falling edges of the frequency-doubled clock signal, and a fractional-N synthesizer coupled to the frequency multiplier to generate an output clock signal in response to the frequency-multiplied clock signal.Type: ApplicationFiled: May 20, 2013Publication date: November 20, 2014Applicant: QUALCOMM IncorporatedInventor: Emmanouil Terrovitis
-
Publication number: 20140340133Abstract: A circuit including a data storage element; first and second input circuitry coupled respectively to first and second inputs of the data storage element and each including a plurality of components adapted to generate, as a function of an initial signal, first and second input signals respectively provided to the first and second inputs; wherein the data storage element includes a first storage node and is configured such that a voltage state stored at the first storage node is protected from a change in only one of the first and second input signals by being determined by the conduction state of a first transistor coupled to the first storage node and controlled based on the first input signal and by the conduction state of a second transistor coupled to the first storage node and controlled based on the second input signal.Type: ApplicationFiled: May 13, 2014Publication date: November 20, 2014Applicants: STMicroelectronics (Crolles 2) SAS, STMicroelectronics Pvt. Ltd.Inventors: Gilles Gasiot, Sylvain Clerc, Junaid Yousuf, Maximilien Glorieux
-
Publication number: 20140340121Abstract: A phase-detector circuit is disclosed. The phase-detector circuit comprises a plurality of phase comparators which detects a phase difference between receipt data and a clock signal of a plurality of clock signals having the same frequency and phase difference of a predetermined angle with each other, and generates and outputs signals for up/down signals for synchronizing a phase. The phase comparator generates and outputs a signal for the up/down signals having a pulse width including a detected phase-time difference and a predetermined delay time.Type: ApplicationFiled: May 14, 2014Publication date: November 20, 2014Applicant: RICOH COMPANY, LTD.Inventor: Dan OZASA
-
Patent number: 8890590Abstract: A wideband frequency synthesizer and a frequency synthesizing method thereof are provided. The wideband frequency synthesizer includes a phase-locked loop unit, a first voltage-controlled oscillating unit and a first frequency mixer unit. The phase-locked loop unit receives a reference signal and a feedback signal and generates a first oscillating signal according to the reference signal and the feedback signal. The first voltage-controlled oscillating unit generates a second oscillating signal. The first frequency mixer is coupled to the phase-locked loop unit and the first voltage-controlled oscillating unit, receives the first oscillating signal and the second oscillating signal for mixing frequencies of the first oscillating signal and the second oscillating signal to generate an output signal and taking the output signal as the feedback signal for outputting to the phase-locked loop unit.Type: GrantFiled: August 8, 2013Date of Patent: November 18, 2014Assignee: National Sun Yat-sen UniversityInventors: Tzyy-Sheng Horng, Kang-Chun Peng, Fu-Kang Wang
-
Patent number: 8890589Abstract: An apparatus for measuring a high speed signal may comprise a plurality of Analog-Digital converters (AD converter) that are arranged in parallel to each other to sample an input signal at different frequencies; a plurality of frequency synthesizers configured to provide each AD converter with a different sampling frequency; a signal processor configured to receive an output of the plurality of AD converters to reconstruct the input signal; and/or a controller configured to receive and process a trigger signal.Type: GrantFiled: February 19, 2013Date of Patent: November 18, 2014Assignees: Samsung Electronics Co., Ltd., Georgia Tech Research CorporationInventors: Sung Yeol Kim, Hyun Woo Choi, Nicholas Tzou, Xian Wang, Thomas Moon, Abhijit Chatterjee, Ho Sun Yoo
-
Publication number: 20140333355Abstract: A shared loop filter includes an input port configured to selectively receive a first input from a first charge pump. The first charge pump is connected to a first phase locked loop (PLL) in a first die. The input port is further configured to selectively receive a second input from a second charge pump, the second charge pump connected to a second PLL in a second die separate from the first die. The shared loop filter further includes an output port configured to selectively provide an output to a first voltage controlled oscillator (VCO). The first VCO is connected to the first PLL. The output port is further configured to selectively output a second output to a second VCO. The second VCO is connected to the second PLL.Type: ApplicationFiled: July 28, 2014Publication date: November 13, 2014Inventors: Feng Wei KUO, Shyh-An CHI, Huan-Neng CHEN, Yen-Jen CHEN, Chewn-Pu JOU