Duty Cycle Control Patents (Class 327/175)
-
Patent number: 8339168Abstract: A PWM circuit comprises: a charge and discharge circuit to receive a initial signal and, according to the initial signal, increase a voltage at an output end of thereof linearly or decrease the voltage; a comparator with a positive input end to receive a control signal and a negative input end connected to the output end of the charge and discharge circuit; a voltage transmission circuit with a first input end to receive the initial signal and a second input end to receive an output of the comparator, the voltage transmission circuit is configured to transmit the initial signal to an output end of the voltage transmission circuit when the output of the comparator is digital 1, and output digital 0 when the output of the comparator is digital 0.Type: GrantFiled: January 10, 2011Date of Patent: December 25, 2012Assignee: Beken CorporationInventor: Yunbin Tao
-
Patent number: 8334715Abstract: An apparatus comprising a first circuit, a state machine, a compare circuit and a calibration circuit. The first circuit may be configured to generate a slew rate control signal and a calibration signal in response to (i) a plurality of control bits and (ii) an operation signal. The state machine may be configured to generate the operation signal and a plurality of intermediate control signals in response to (i) a compare signal and (ii) clock signal. The compare circuit may be configured to generate the compare signal in response to (i) a reference voltage and (ii) a capacitance signal. The calibration circuit may be configured to generate the capacitance signal in response to (i) the calibration signal and (ii) the plurality of intermediate control signals.Type: GrantFiled: June 10, 2011Date of Patent: December 18, 2012Assignee: Ambarella, Inc.Inventors: Harish S. Muthali, Xiaojun Zhu
-
Publication number: 20120306555Abstract: A duty cycle adjusting system includes a detection circuit, a first clock signal adjusting circuit connected with the detection circuit, and a second clock signal adjusting circuit connected with the detection circuit, wherein the detection circuit detects a duty cycle of a first output signal outputted by the first clock signal adjusting circuit and a duty cycle of a second output signal outputted by the second clock signal adjusting circuit, and outputs a first detection signal and a second detection signal, the first and second output signals are a pair of differential clock signals, the first and second detection signals are adapted for respectively adjusting rising edges of the pair of differential clock signals. No peripheral circuit is needed to provide the bias in the duty cycle adjusting system. The duty cycle adjusting system has the simple structure and can be independently applied to the clock path.Type: ApplicationFiled: June 30, 2011Publication date: December 6, 2012Inventors: Zhaolei Wu, Guosheng Wu
-
Patent number: 8324948Abstract: A method and apparatus for duty-cycle correction with reduced current consumption have been described.Type: GrantFiled: September 23, 2010Date of Patent: December 4, 2012Assignee: Integrated Device Technology, Inc.Inventor: Amit Majumder
-
Patent number: 8324949Abstract: Quadrature clocking schemes are widely used in modern communications systems, but often suffer from phase imbalance. Conventional solutions that attempt to address this phase imbalance, however, are generally large and use a substantial amount of power. Here, however, a correction circuit is provided that can locally correct for phase imbalance without the need for bulky and high power consuming circuitry.Type: GrantFiled: October 8, 2010Date of Patent: December 4, 2012Assignee: Texas Instruments IncorporatedInventors: Alexander Cherkassky, David Elwart, Huanzhang Huang, Li Yang, Matt Rowley, Mark W. Morgan, Yanli Fan, Yonghui Tang
-
Patent number: 8320471Abstract: In a transmission device for differential communication, a first cathode-side element part is coupled between a first communication line and a cathode-side power supply line, a second cathode-side element part is coupled between a second communication line and the cathode-side power supply line, a first anode-side element part is coupled between the first communication line and an anode-side power supply line, and a second anode-side element part is coupled between the second communication line and the anode-side power supply line. A driving portion drives the element parts based on transmission data input from an outside. A target potential generating portion generates target potentials of the element parts based on potentials of the first communication line and the second communication line.Type: GrantFiled: September 20, 2010Date of Patent: November 27, 2012Assignees: DENSO CORPORATION, Nippon Soken, Inc.Inventors: Noboru Maeda, Youichirou Suzuki, Shigeki Takahashi, Kazuyoshi Nagase, Takahisa Koyasu
-
Patent number: 8319536Abstract: An integrated circuit device includes a first rectangular wave signal generation section that outputs a first rectangular wave signal when an amplitude of an oscillation signal inputted is greater than a first amplitude, and a second rectangular wave signal generation section that outputs a second rectangular wave signal when the amplitude of the oscillation signal is greater than a second amplitude that is greater than the first amplitude, and that controls the power supply voltage of an oscillation circuit by the first and second rectangular wave signals so as to maintain an appropriate potential difference with respect to a stop voltage against changes in the oscillation stop voltage associated with changes in a temperature condition.Type: GrantFiled: November 5, 2010Date of Patent: November 27, 2012Assignee: Seiko Epson CorporationInventor: Masayuki Yamaguchi
-
Publication number: 20120293225Abstract: A duty correction circuit includes a clock buffer configured to buffer an input clock and generate a buffer clock, a swing level conversion block configured to generate an internal clock, which transitions to levels of a sync voltage and a power supply voltage, in response to a voltage level of the buffer clock, a duty control block configured to generate duty information and frequency information by using a high pulse width and a low pulse width of the internal clock, and a current control block configured to control a time point, at which a logic value of the buffer clock transitions, in response to the duty information and the frequency information. The current control block includes a plurality of first current paths coupled in parallel to one another in order to control the time point at which the logic value of the buffer clock transitions.Type: ApplicationFiled: December 30, 2011Publication date: November 22, 2012Applicant: HYNIX SEMICONDUCTOR INC.Inventor: Dong Suk SHIN
-
Patent number: 8314642Abstract: A rising edge or a falling edge is finely adjusted, or a dead time and a period are adjusted with high accuracy. A waveform processing circuit includes: an integration circuit 11 receiving a rectangular or substantially-rectangular pulse and outputting a gradually increasing or decreasing signal obtained by integrating the pulse signal; a reference signal output circuit 12 outputting a constant value or a varying value as a reference signal; and a comparison circuit 13 comparing the output of the integration circuit with the output of the reference signal output circuit and outputting a pulse rising or falling at a timing when the difference between the outputs varies.Type: GrantFiled: June 1, 2008Date of Patent: November 20, 2012Assignee: Nagasaki UniversityInventor: Fujio Kurokawa
-
Patent number: 8310849Abstract: A pulse width modulation regulator IC is provided for controlling a duty cycle of at least one switch to convert one input voltage signal into an output voltage. An input pin is provided for receiving an input signal different from the input voltage signal. The input signal has a lasting time substantially the same as the time that input voltage signal situated at a high level, but the waveforms of the two signals are different. The input signal is converted into a square wave signal by a conversion unit, and a PWM signal is generated by a PWM controller according to the square wave signal to control the duty cycle of the switch. Therefore, the input pin can be saved by adjusting an internal or external circuit of the IC for the usage of the different kinds of input signals without increasing the number of input pins of the IC.Type: GrantFiled: March 31, 2010Date of Patent: November 13, 2012Assignee: Niko Semiconductor Co., Ltd.Inventors: Chun-Ming Lin, Ker Cheng Liu
-
Patent number: 8310319Abstract: An example two-way integrator includes a first current source, a second current source, a first offset current source, a second offset current source, a capacitor, a switching reference and a comparator. The capacitor integrates a sum of a first input current and a first offset current by charging with both the first current source and the first offset current source. The capacitor subsequently integrates a sum of the second input current and the second offset current by discharging with both the second current source and the second offset current source. The switching reference outputs a first reference voltage and a second reference voltage responsive to pulses of a pulse signal. The comparator is coupled to compare the switching reference with a voltage on the capacitor.Type: GrantFiled: May 19, 2011Date of Patent: November 13, 2012Assignee: Power Integrations, Inc.Inventors: Jonathan Edward Liu, Giao Minh Pham
-
Publication number: 20120280733Abstract: An adjusting circuit of duty cycle includes an edge detecting circuit, a flip-flop connected to the edge detecting circuit, a feedback control circuit connected to the flip-flop and a charge pump circuit connected to the feedback control circuit. The edge detecting circuit detects an edge of an inputted clock signal. The flip-flop sets an outputting terminal thereof at a first level according to a clock signal outputted by the edge detecting circuit. The charge pump circuit controls a duration of the first level outputted the outputting terminal of the flip-flop by charging and discharging a capacitor. The flip-flop sets the outputting terminal thereof at a second level contrary to the first level according to a clock signal outputted by the feedback control circuit. An adjusting method of duty cycle is also disclosed. The adjusting circuit of duty cycle has a simple structure, a stable performance and a fast speed.Type: ApplicationFiled: April 24, 2012Publication date: November 8, 2012Inventor: Guojun Zhu
-
Publication number: 20120280734Abstract: An integrated control circuit according to aspects of the present invention includes an oscillator, a capacitor, and a logic gate. The oscillator generates a periodic timing signal that cycles between a first logic state for a first time duration and a second logic state for a second time duration. The capacitor receives a charge current in response to the periodic timing signal transitioning to the first logic state, where a voltage on the capacitor increases for the first time duration to an initial value. The logic gate generates a periodic output signal having a duty ratio that is responsive to a time that it takes the capacitor to discharge from the initial value to a reference voltage. A period of the periodic output signal is the period of the periodic timing signal.Type: ApplicationFiled: July 12, 2012Publication date: November 8, 2012Applicant: Power Integrations, Inc.Inventor: Zhao-Jun Wang
-
Publication number: 20120280732Abstract: Described herein are an apparatus, system, and method for compensating voltage swing and duty cycle of a signal on an input-output (I/O) pad of a processor by adjusting the voltage swing and duty cycle of the signal. The apparatus comprises a driver to transmit a signal on an I/O pad, the signal on the I/O pad having a voltage swing and a duty cycle; and an adjustment unit, coupled to the driver, to receive the signal from the I/O pad transmitted by the driver and to generate voltage swing and duty cycle control signals for adjusting the voltage swing and duty cycle of the signal on the I/O pad respectively. Described herein is also an analog-to-digital (A2D) converter for measuring and/or calibrating various signal attributes including current, voltage, and time.Type: ApplicationFiled: May 4, 2011Publication date: November 8, 2012Inventors: Eduard Roytman, Jian Xu, Rahul R. Shah, Kambiz R. Munshi, Ronald L. Bedard, Mahalingam Nagarajan
-
Patent number: 8305123Abstract: Provided is a duty detection circuit including: a first capacitor; a first transistor that controls charge or discharge currents of the first capacitor during a first period of a clock signal; a second capacitor; a second transistor that controls charge or discharge currents of the second capacitor during a second period of the clock signal; and a latch circuit that detects that a potential of one of the first capacitor and the second capacitor reaches a predetermined potential, and latches an output based on a result of the detection.Type: GrantFiled: November 23, 2009Date of Patent: November 6, 2012Assignee: Renesas Electronics CorporationInventor: Kazutaka Kikuchi
-
Patent number: 8299829Abstract: To provide a DLL circuit incorporating a duty adjustment circuit that is independent of the frequency of a clock signal. The DLL circuit includes: a delay line that delays a first internal clock signal to generate a second internal clock signal; a counter circuit that specifies an amount of delay of the delay line; a counter control circuit that adjusts a count value of the counter circuit; and a subtraction circuit that determines a difference between first and second count values at which the rise edge of the first internal clock signal coincides with that of a replica clock signal. The fall edge of the second internal clock signal is adjusted based on a value equivalent to one-half of the difference obtained. This prevents the applicable frequency range from being limited as with a type of duty adjustment circuit that alternately discharges capacitors.Type: GrantFiled: March 11, 2011Date of Patent: October 30, 2012Assignee: Elpida Memory, Inc.Inventor: Katsuhiro Kitagawa
-
Patent number: 8289059Abstract: Duty-cycle correction circuits, clock distribution networks, and methods for correcting duty-cycle distortion are disclosed, including methods and apparatus for correcting duty-cycle distortion of differential output clock signals provided from a clock distribution network. In one such method, a single-ended clock signal is generated from differential input clock signals for distribution over a clock distribution network and from which the differential output clock signals are generated. A delay of a model delay path is matched to a propagation delay of the clock distribution network, and the single ended clock signal is adjusted to compensate for duty-cycle distortion.Type: GrantFiled: July 29, 2011Date of Patent: October 16, 2012Assignee: Micron Technology, Inc.Inventor: Feng Lin
-
Patent number: 8289807Abstract: Electronic apparatus, systems, and methods to implement selective edge phase mixing are disclosed. A selective edge phase mixing system includes a processor and memory device configured to perform operations in synchronization with transitions of an externally provided clock signal. A selective edge phase mixing unit for the memory device may include a first logic gate that receives the clock signal at an input port and receives first control signals, and pull-up circuits in communication with an output of the first logic gate and first control signals. A second logic gate receives the clock signal at the input port and receives second control signals. Pull-down circuits are coupled to the second logic gate and the second control signals, wherein the pull-up circuits and the pull-down circuits are coupled to the output port to provide a duty cycle corrected clock signal to the memory device. Additional apparatus, systems, and methods are disclosed.Type: GrantFiled: July 15, 2011Date of Patent: October 16, 2012Assignee: Micron Technology, Inc.Inventors: Eric R. Booth, Tyler J. Gomm
-
Publication number: 20120257466Abstract: Correction of duty cycle distortion of DQ and DQS signals between a memory controller and a memory is corrected by determining a duty cycle correction factor. The duty cycle distortion is corrected by applying the duty cycle correction factor to the plurality of differential DQS signals. The duty cycle distortion is corrected across a plurality of differential DQS signals between the memory controller and the bursting memory.Type: ApplicationFiled: April 5, 2011Publication date: October 11, 2012Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Kyu-hyoun Kim, Paul Rudrud, Jacob D. Sloat
-
Publication number: 20120256671Abstract: A switch level circuit (110) with dead time self-adapting control, which minimizes the switching loss in a switching power supply converter with synchronous rectification by changing a dead time between a high-side control transistor (10) and a low-side synchronous rectifying transistor (11). The switch level circuit (110) includes the high-side control transistor (10) and the low-side synchronous rectifying transistor (11) which are controlled to be on and off by external control signals, and a waveform with a given duty cycle is outputted at a node (LX) between the two transistors. The switch level circuit (110) also includes a control module for adjusting the dead time.Type: ApplicationFiled: October 26, 2010Publication date: October 11, 2012Inventors: Shen Xu, Weifeng Sun, Miao Yang, Sichao Liu, Youshan Jin, Shengli Lu, Longxing Shi
-
Publication number: 20120256669Abstract: Method and circuitry for controlling duty cycle of an input signal towards a desired value comprising a sequence of at least two inverters arranged in series and feedback circuitry. A first inverter is arranged to receive the input signal and a last inverter is arranged to output a signal having the same frequency as the input signal. The output signal is an adjusted version of the input signal. The feedback circuitry is arranged to receive the output signal and comprises a comparing and supplying means. The comparing means compares the output signal with a reference signal indicative of a desired value and generates a feedback signal based on the comparison of the output and reference signal. The supplying means supplies the feedback signal to adjust operating conditions of at least one of the inverters, such that the duty cycle of the output signal is controlled towards the desired value.Type: ApplicationFiled: April 6, 2011Publication date: October 11, 2012Applicant: Icera Inc.Inventors: Mehmet T. Ozgun, Chi Zhang, See Taur Lee
-
Publication number: 20120256670Abstract: A transmitter circuit is operable to provide an output signal in response to a first periodic signal. A multiplexer circuit is operable to provide a second periodic signal as a selected signal during a first phase of operation. The multiplexer circuit is operable to provide the output signal of the transmitter circuit as the selected signal during a second phase of operation. A sampler circuit is operable to generate first samples of the selected signal during the first phase of operation. The sampler circuit is operable to generate second samples of the selected signal during the second phase of operation. A duty cycle control circuit is operable to adjust a duty cycle of the first periodic signal based on the first and the second samples.Type: ApplicationFiled: April 8, 2011Publication date: October 11, 2012Applicant: ALTERA CORPORATIONInventors: Weiqi Ding, Sergey Shumarayev, Wilson Wong, Tim Tri Hoang, Yanjing Ke
-
Patent number: 8283985Abstract: Preferred embodiments of the present invention provide systems and methods that automatically correct the desired on-time of switching elements as the resonant frequency changes, so as to maintain the correct proportional value.Type: GrantFiled: November 30, 2009Date of Patent: October 9, 2012Assignee: Ameritherm, Inc.Inventor: Ian Alan Paull
-
Patent number: 8284285Abstract: A duty correction circuit includes: a C-element including a first input and a second input; and an inverter connected to the second input of the C-element, wherein the C-element obtains an output of a logic “1” when both inputs are the logic “1”, obtains an output of a logic “0” when both inputs are the logic “0”, and maintains the output to a previous state in other conditions, and complementary clocks having a phase difference of an approximately half cycle are inputted to the first input of the C-element and the inverter respectively.Type: GrantFiled: January 25, 2011Date of Patent: October 9, 2012Assignee: Sony CorporationInventor: Tomohiro Takahashi
-
Patent number: 8278987Abstract: Duty cycle based phase interpolators, and methods for implementing duty cycle based phase interpolators are disclosed. One such phase interpolator includes a first pulse width modulator configured to generate a first duty cycle signal, and a second pulse width modulator configured to generate a second duty cycle signal. The phase interpolator further includes a logic unit configured to merge the first duty cycle signal and the second duty cycle signal to produce a periodic digital signal with a controllable phase depending on the first and second duty cycle signals.Type: GrantFiled: August 11, 2010Date of Patent: October 2, 2012Assignee: Micro Technology, Inc.Inventor: Gideon Yong
-
Publication number: 20120242387Abstract: An advanced repeater with duty cycle adjustment. In accordance with a first embodiment of the present invention, an advanced repeater includes an output stage for driving an output signal line responsive to an input signal and a plurality of active devices for selectably adjusting a duty cycle of the signal. The advanced repeater may further include circuitry for producing a delayed version of the signal.Type: ApplicationFiled: September 19, 2011Publication date: September 27, 2012Inventor: Scott Pitkethly
-
Patent number: 8274318Abstract: A duty cycle correction circuit of a semiconductor memory apparatus includes a duty correction unit configured to determine a duty correction range in response to a duty correction range control signal, correct a duty of an inputted clock in response to duty correction codes to fall in the determined duty correction range, and generate a duty corrected clock; a duty detection unit configured to detect a duty of the duty corrected clock and output duty information; and a duty correction code generation unit configured to generate the duty correction codes based on the duty information.Type: GrantFiled: December 16, 2010Date of Patent: September 25, 2012Assignee: SK Hynix Inc.Inventor: Hye Young Lee
-
Patent number: 8269539Abstract: An output stage configured to control a driving voltage thereof is provided. The output stage includes: a first switching current module, coupled to a node for outputting a first current; a second switching current module, coupled to the node for outputting a second current; a switching capacitor module with a capacitance, coupled to the node; a calibrating control circuit, for calibrating the first current, the second current and the capacitance; a time constant calibrating circuit, for generating a reference slew rate, and controlling the calibrating control circuit to selectively calibrate the first current, the second current and the capacitance, such that a ratio of the first current and the capacitance and the ratio of the second current and the capacitance conform to the reference slew rate; and a voltage clamper for setting a high/low voltage range and limiting a amplitude of the driving voltage within the high/low voltage range.Type: GrantFiled: December 17, 2010Date of Patent: September 18, 2012Assignee: Industrial Technology Research InstituteInventors: Kai-Cheung Juang, Hsin-Hong Hou, Yung-Pin Lee
-
Patent number: 8253462Abstract: A duty cycle correction method includes detecting independently a relative delay time of two input differential signals; equating the sum of two relative delay time with the cycle of the input differential signals; and adjusting the two delay time to the same value. A corresponding implementation circuit includes two time delay units; two relative phase detectors connecting simultaneously with each of the two time delay units; a charge pump connecting with the output of each of the two relative phase detectors, with its output connecting to the two time delay units in order to form a loop; and a synthesis output unit connecting with both the time delay units, thereby generating output signals. The adjusting range of duty cycle becomes much wider. The implementation circuit is absolutely symmetrical, so a duty cycle with high accuracy can be obtain.Type: GrantFiled: August 2, 2010Date of Patent: August 28, 2012Assignee: IPGoal Microelectronics (SiChuan) Co., Ltd.Inventors: Guosheng Wu, Yong Quan
-
Patent number: 8248289Abstract: Pipeline analog-to-digital converters (ADCs) are commonly used for high frequency applications; however, operating at high sampling rates will often result in high power consumption or tight timing constraints. Here, though, an ADC is provided that allows for relaxed timing (which enables a high sampling rate) with low power consumption. This is accomplished through the use of multiplexed, front-end track-and-hold (T/H) circuits that sample on non-overlapping portions of a clocking signal in conjunction with “re-used” or shared analog processing circuitry.Type: GrantFiled: August 25, 2010Date of Patent: August 21, 2012Assignee: Texas Instruments IncorporatedInventors: William J. Bright, Robert F. Payne
-
Patent number: 8248130Abstract: A duty cycle correction circuit for correcting the duty cycle of a clock signal generated by a clock generator includes a complementary buffer chain, level shifter circuits and a self-bias circuit. A clock signal with a distorted duty cycle and its complement are provided to the level shifter circuits. The level shifter circuits reduce the magnitude of voltage of the clock signal and the complement and generate level shifted signals. The level shifted signals are provided to a differential amplifier that generates a control signal indicating the magnitude of distortion in the duty cycle. The control signal is used to correct the duty cycle of the clock signal. The self-bias circuit is used to bias the differential amplifier.Type: GrantFiled: May 25, 2010Date of Patent: August 21, 2012Assignee: Freescale Semiconductor, Inc.Inventors: Vinod Jain, Deependra K. Jain, Krishna Thakur, Avinish Chandra Tripathi, Sanjay Kumar Wadhwa
-
Patent number: 8249533Abstract: A rapidly adjustable local oscillation (LO) module for use in a radio transmitter or a radio receiver includes an oscillation generating module and a high frequency switching module. The oscillation generating module is operably coupled to generate a plurality of local oscillations. The high frequency switching module is operably coupled to, for a first one of a plurality of transmission paths, provide one of the plurality of local oscillations when a first transmission path selection indication is in a first state and provide another one of the plurality of local oscillations when the first transmission path selection indication is in a second state and, for a second one of the plurality of transmission paths, provide the one of the plurality of local oscillations when a second transmission path selection indication is in a first state and provide the another one of the plurality of local oscillations when the second transmission path selection indication is in a second state.Type: GrantFiled: November 14, 2005Date of Patent: August 21, 2012Assignee: Vixs Systems, Inc.Inventors: Bojan Subasic, Mathew A. Rybicki
-
Patent number: 8248126Abstract: A clock control circuit can prevent a malfunction that occurs when a rising strobe signal and a falling strobe signal change in pulse width and thus overlap each other. The clock control circuit which includes a first clock control unit configured to receive a rising strobe signal and a falling strobe signal and output an adjusted rising strobe signal, an enable pulse width of which does not overlap an enable pulse width of the falling strobe signal.Type: GrantFiled: December 31, 2007Date of Patent: August 21, 2012Assignee: Hynix Semiconductor Inc.Inventors: Ji-Eun Jang, Seok-Cheol Yoon
-
Publication number: 20120206180Abstract: A level-up shifter circuit is suitable for high speed and low power applications. The circuit dissipates almost no static power, or leakage current, compared to conventional designs and can preserve the signal's duty cycle even at high data rates. This circuit can be used with a wide range of power supplies while maintaining operational integrity.Type: ApplicationFiled: February 9, 2012Publication date: August 16, 2012Applicant: Cavium, Inc.Inventor: David Lin
-
Publication number: 20120200331Abstract: A switched mode power supply (SMPS) comprising a feedback unit, voltage feed forward (VFF) compensation signal generator and a transient detector. A VFF compensation signal is only applied to the output of the feedback unit when a transient is detected by the transient detector on the input voltage of the SMPS, thereby saving power and computation time.Type: ApplicationFiled: February 2, 2011Publication date: August 9, 2012Applicant: Telefonaktiebolaget LM Ericsson (publ)Inventors: Magnus Karlsson, Fredrik Wahledow, Jonas Malmberg, Henrik Borgengren, Anders Kullman
-
Publication number: 20120194245Abstract: Disclosed herein are pulse width modulator (PWM) solutions with comparators not relying on a variable reference to adjust duty cycle. In accordance with some embodiments, a pulse width modulator having a comparator with an applied adjustable waveform to generate a bit stream with a controllably adjustable duty cycle is provided.Type: ApplicationFiled: February 24, 2012Publication date: August 2, 2012Inventors: Fabrice Paillet, Peter Hazucha, Gerhard Schrom, Tanay Karnik, Sung T. Moon, Donald S. Gardner
-
Publication number: 20120194244Abstract: A semiconductor memory apparatus may comprise a duty cycle correction circuit configured to perform a duty correction operation with respect to an input clock signal when a delay locked signal is activated, and perform the duty correction operation with respect to the input signal when a precharge signal is activated, to generate a corrected clock signal.Type: ApplicationFiled: June 22, 2011Publication date: August 2, 2012Applicant: Hynix Semiconductor Inc.Inventors: Yong Hoon KIM, Chun Seok JEONG
-
Patent number: 8232824Abstract: Circuits and methods for providing a pulsed clock signal for use with pulsed latch circuits are described. A variable pulse generator is coupled to form a pulsed clock output responsive to a control signal and a clock input signal. A feedback loop is provided with a pulse monitor and a pulse control circuit. Samples of the pulsed clock signal are taken by the pulse monitor and an output is formed in the form of a pattern. The pulse control circuit receives the output of the monitor and determines whether it matches a predetermined pattern. Adjustments are made to the control signal to adaptively adjust the pulsed clock signal. The feedback loop may operate continuously. In alternative embodiments the feedback loop may be powered down. Methods for adaptively controlling a pulsed clock signal are disclosed.Type: GrantFiled: January 15, 2010Date of Patent: July 31, 2012Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Chung-Hsing Wang, Chih-Chieh Chen, Chih Sheng Tsai, Shu Yi Ying
-
Patent number: 8228104Abstract: A duty cycle correcting circuit includes a duty ratio control unit configured to alternately change logical values of a plurality of bits of a pull-up control signal and a plurality of bits of a pull-down control signal in response to a duty ratio detection signal, a duty ratio correcting unit configured to adjust driving abilities of a first driver and a second driver in response to the plurality of bits of the pull-up control signal and the plurality of bits of the pull-down control signal to output a correction clock signal, and a duty ratio detecting unit configured to detect a duty ratio of the correction clock to generate the duty ratio detection signal.Type: GrantFiled: December 29, 2008Date of Patent: July 24, 2012Assignee: SK hynix Inc.Inventors: Won-Joo Yun, Hyun-Woo Lee
-
Patent number: 8228098Abstract: A pulse width modulation (PWM) frequency converter converts an input PWM signal to an output PWM signal having a different frequency while maintaining a substantially equal duty ratio. The PWM frequency converter samples the input PWM signal for a PWM cycle using a sampling clock. A filter module filters the resulting set of one or more PWM parameters to compensate for noise introduced by potential clock mismatch, clock jitter, ambient variations, and other non-deterministic issues, thereby generating filtered PWM parameters. The sampling employed by the filter module compares a difference between the one or more current PWM parameters and previous (or historical) PWM parameters from an earlier sampled PWM cycle to a predetermined change threshold in determining a filtered set of one or more PWM parameters. The filtered set of one or more PWM parameters then is used to generate one or more corresponding PWM cycles of the output signal.Type: GrantFiled: August 7, 2009Date of Patent: July 24, 2012Assignee: Freescale Semiconductor, Inc.Inventors: Bin Zhao, Andrew M. Kameya, Victor K. Lee
-
Patent number: 8228105Abstract: In one embodiment, a method includes generating two or more clock signals, sequentially selecting each one of the clock signals, and adjusting the respective clock duty cycle of the selected one of the clock signals until it substantially matches a predetermined clock duty cycle. The adjustment of the respective clock duty cycle includes generating a control signal based on the respective clock duty cycle, generating a duty-cycle-distortion (DCD) correction signal based on the control signal, adjusting the respective clock duty cycle of the selected one of the clock signals based on the DCD correction signal, and adjusting the control and DCD correction signals and re-adjusting the respective clock duty cycle of the selected one of the clock signals until the respective clock duty cycle of the selected one of the clock signals substantially matches the predetermined clock duty cycle.Type: GrantFiled: July 21, 2010Date of Patent: July 24, 2012Assignee: Fujitsu LimitedInventors: Scott McLeod, Nikola Nedovic
-
Patent number: 8219342Abstract: A self correcting device includes a first flip-flop to receive data and coupled to a clock input; one or more delayed flip-flops used to detect delay variations; a multiplexer coupled to the output of the first flip-flop and the delayed flip-flops, a metastability detector and error check controller to control the multiplexer to select one flip-flop output; and an adaptive voltage swing link coupled to the multiplexer output to generate a voltage swing on the link based on a selected clock skew.Type: GrantFiled: August 27, 2008Date of Patent: July 10, 2012Assignee: NEC Laboratories America, Inc.Inventors: Simone Medardoni, Marcello Lajolo
-
Publication number: 20120169391Abstract: The invention relates to a duty cycle corrector for generating from an input clock signal an output clock signal having a desired duty cycle. The duty cycle corrector comprises a pulse generating stage for generating from the input clock signal a pulsed clock signal. The pulse generating stage converts rising edges of the input clock signal into pulses, each of which pulses is shorter than the desired duty cycle times the clock period. The duty cycle corrector further comprises a pulse stretching stage for generating from the pulsed clock signal the output clock signal, the pulse stretching stage delaying falling edges of the pulsed clock signal by a controlled delay.Type: ApplicationFiled: September 24, 2009Publication date: July 5, 2012Applicant: Freescale Semiconductor, Inc.Inventors: Sergey Sofer, Eyal Melamed-Kohen, Valery Neiman
-
Publication number: 20120161662Abstract: There is provided a digital PWM generator according to a first exemplary embodiment of the present invention including: an A/D converter dividing a predetermined reference voltage into a plurality of sections corresponding to a predetermined first set value, searching a section to which the magnitude of an input voltage Vin corresponds, among the plurality of sections, and converting a value corresponding to the searched section into a digital signal; a frequency selector providing a counting number by counting a predetermined high-speed counting clock during a one-cycle section of a predetermined reference clock; and a PWM signal generator converting the digital signal from the A/D converter into a ratio value corresponding to a ratio for the reference voltage and generating a PWM signal having a controlled duty ratio of the reference clock by using the ratio value and the counting number from the frequency selector.Type: ApplicationFiled: March 23, 2011Publication date: June 28, 2012Applicant: SAMSUNG ELECTRO-MECHANICS CO., LTD.Inventors: Jung Hyun KIM, Bo Hyun HWANG, Jung Sun KWON, Seung Kon KONG, Jae Shin LEE, Joon Youp SUNG
-
Patent number: 8207772Abstract: A duty cycle correction circuit includes a duty adjustment circuit configured to generate an output clock by adjusting a duty cycle of an input clock in response to a duty adjustment code, a duty detection circuit configured to measure a difference between a width of a high pulse and a width of a low pulse of the output clock at each update period, and generate a duty detection code corresponding to the measured value, an accumulation circuit configured to generate the duty adjustment code by accumulating a value of the duty detection code outputted at each update period, and a toggling number adjustment circuit configured to adjust a toggling number of the output clock, which adjustment determines the update period, according to a frequency of the output clock.Type: GrantFiled: July 8, 2010Date of Patent: June 26, 2012Assignee: Hynix Semiconductor Inc.Inventor: Dong-Suk Shin
-
Patent number: 8207771Abstract: A duty cycle correcting circuit includes a first duty ratio correcting unit that widens a high-level period of an input clock in response to a detection signal, thereby correcting a duty ratio of the input clock to output a first corrected clock. A second duty ratio correcting unit narrows the high-level period of the input clock in response to the detection signal, thereby correcting the duty ratio of the input clock to output a second corrected clock. A clock selecting unit selectively outputs the first corrected clock or the second corrected clock as an output clock in response to the detection signal. A duty ratio detecting unit detects a duty ratio of the output clock, thereby generating the detection signal.Type: GrantFiled: January 15, 2010Date of Patent: June 26, 2012Assignee: Hynix Semiconductor Inc.Inventor: Cheul-Hee Koo
-
Patent number: 8207773Abstract: A pulse width modulation circuit may generate an adjustable output signal that periodically transitions between a first and a second state with an adjustable duty cycle. A first pulse generator circuit may be configured to generate a first pulse signal that periodically transitions at an adjustable delay with respect to a periodic reference signal. A second pulse generator circuit may be configured to generate a second pulse signal that periodically transitions at an adjustable delay with respect to the periodic reference signal. A logic circuit may be configured to generate the adjustable output signal based on both the first and the second pulse signals.Type: GrantFiled: July 17, 2009Date of Patent: June 26, 2012Assignee: Linear Technology CorporationInventor: Andrew Harvey Crofts
-
Publication number: 20120154005Abstract: Various embodiments associated with methods, apparatuses and systems, digital pulse width modulator (DPWM) comprising a counter logic, including a bitwise negator, and a delay-locked loop (DLL), are disclosed herein. The embodiments may potentially have a shorter processing delay, smaller footprint and/or less power consumption. Other embodiments be also be disclosed or claimed.Type: ApplicationFiled: December 20, 2010Publication date: June 21, 2012Inventors: Gene A. Frederiksen, Annabelle Pratt, Harish K. Krishnamurthy
-
Publication number: 20120154006Abstract: A duty cycle correction circuit includes a duty cycle control unit configured to generate a corrected clock signal by correcting a duty cycle of an input clock signal in response to a control signal, a duty cycle detection unit configured to detect a duty cycle of the corrected clock signal and output a detection signal, and a control signal generation unit configured to generate the control signal in response to the detection signal.Type: ApplicationFiled: March 15, 2011Publication date: June 21, 2012Inventors: Seung-Joon AHN, Jong-Chern Lee
-
Publication number: 20120146696Abstract: A PWM circuit comprises: a charge and discharge circuit to receive a initial signal and, according to the initial signal, increase a voltage at an output end of thereof linearly or decrease the voltage; a comparator with a positive input end to receive a control signal and a negative input end connected to the output end of the charge and discharge circuit; a voltage transmission circuit with a first input end to receive the initial signal and a second input end to receive an output of the comparator, the voltage transmission circuit is configured to transmit the initial signal to an output end of the voltage transmission circuit when the output of the comparator is digital 1, and output digital 0 when the output of the comparator is digital 0.Type: ApplicationFiled: January 10, 2011Publication date: June 14, 2012Inventor: Yunbin Tao