Having Digital Device (e.g., Logic Gate, Flip-flop, Etc.) Patents (Class 327/176)
-
Patent number: 7898353Abstract: A circuit includes a clock conditioning circuit which receives an encoded clock signal, and provides first and second conditioned clock signals in response. The clock conditioning circuit adjusts a period of the first and second conditioned clock signals in response to an adjustment of a period of the encoded clock signal. The circuit includes a modulator which receives the first and second conditioned clock signals.Type: GrantFiled: May 15, 2009Date of Patent: March 1, 2011Assignee: Freescale Semiconductor, Inc.Inventors: Merit Y. Hong, Bruce M. Newman
-
Patent number: 7898309Abstract: Providing duty cycle correction can include determining whether a clock signal has a duty cycle greater than 50% based on averaging the clock signal and comparing that averaged clock signal to ½ VDD. When the duty cycle is greater than 50%, the clock signal can be selected. When the duty cycle is less than 50%, the inverted clock signal can be selected. Thus, a duty cycle corrected clock signal can be generated based on the clock signal or the inverted clock signal. Notably, a duty cycle control signal can be adjusted based on comparisons of an averaged, duty cycle corrected clock signal and predetermined low/high voltage ranges. Components performing comparing functions can be strobed based on a count performed on the clock signal.Type: GrantFiled: May 14, 2009Date of Patent: March 1, 2011Assignee: Atheros Communications, Inc.Inventor: Hakan Dogan
-
Patent number: 7898310Abstract: A phase doubler driver circuit includes first control logic generates a first output PWM drive signal and a second output PWM drive signal responsive to an input PWM drive signal. In a first mode of operation, alternating pulses of the input PWM drive are output as the first output PWM drive signal and the second PWM output drive signal respectively. In a second mode of operation, the input PWM drive signal is provided as the first output PWM drive signal when a second phase current associated with the second output PWM drive signal exceeds a first phase current associated with the first output PWM drive signal and the input PWM drive signal is provided as the second output PWM drive signal when the phase current associated with the first output PWM signal exceed the phase current associated with the second output PWM signal.Type: GrantFiled: April 24, 2009Date of Patent: March 1, 2011Assignee: Intersil Americas Inc.Inventors: Weihong Qui, Chun Cheung, Emil Chen, Paul Sferrazza, Robert Isham
-
Patent number: 7872510Abstract: A duty cycle correction circuit of a semiconductor memory apparatus includes a duty ratio correcting unit configured to correct a duty ratio of a clock signal according to levels of a first reference voltage and a second reference voltage, and to output the clock signal as a correction clock signal, a duty ratio detecting unit configured to count first and second counting signals in response to a duty ratio of the correction clock signal when a pump enable signal is enabled, a pump enable signal generating unit configured to generate the pump enable signal in response to the duty ratio of the correction clock signal, and a reference voltage generating unit configured to generate the first and second reference voltages in response to the first and second counting signals.Type: GrantFiled: December 30, 2008Date of Patent: January 18, 2011Assignee: Hynix Semiconductor Inc.Inventor: Seong-Jun Lee
-
Publication number: 20100321078Abstract: A timing controller includes a controller that controls an operation timing of a controlled unit, and a setting unit that associates a timing obtained by dividing a setting of the operation timing into a plurality of timings, each timing having an identification number, and sets the control unit so that an offset period based on the associated timing is added to the operation timing of the controlled unit.Type: ApplicationFiled: June 17, 2010Publication date: December 23, 2010Applicant: FUJITSU SEMICONDUCTOR LIMITEDInventor: Shigetaka ASANO
-
Patent number: 7847616Abstract: A balanced input inverter circuit includes a first P-type MOS transistor including a gate terminal connected to an input, a source terminal connected to a first power source potential, and a drain terminal connected to an output, a first N-type MOS transistor including a gate terminal connected to the input, a drain terminal connected to the output, and a source terminal connected to a second power source potential, a first inverter circuit including an input terminal connected to an inverted input, and an output terminal connected to a back gate terminal of the first N-type MOS transistor, a first diode connected between the first power source potential and a first power source terminal of the first inverter circuit, a second inverter circuit including an input terminal connected to the inverted input, and an output terminal connected to a back gate terminal of the first P-type MOS transistor, and a second diode connected between the second power source potential and a second power source terminal of the secType: GrantFiled: September 16, 2009Date of Patent: December 7, 2010Assignee: Fujitsu LimitedInventor: Yasuhiro Hashimoto
-
Patent number: 7839195Abstract: In general, this disclosure is directed to a duty cycle correction (DCC) circuit that adjusts a falling edge of a clock signal to achieve a desired duty cycle. In some examples, the DCC circuit may generate a pulse in response to a falling edge of an input clock signal, delay the pulse based on a control voltage, adjust the falling edge of the input clock signal based on the delayed pulse to produce an output clock signal, and adjust the control voltage based on the difference between a duty cycle of the output clock signal and a desired duty cycle. Since the DCC circuit adjusts the falling edge of the clock cycle to achieve a desired duty cycle, the DCC may be incorporated into existing PLL control loops that adjust the rising edge of a clock signal without interfering with the operation of such PLL control loops.Type: GrantFiled: June 3, 2009Date of Patent: November 23, 2010Assignee: Honeywell International Inc.Inventors: Xiaoxin Feng, Weston Roper, James D. Seefeldt
-
Publication number: 20100289548Abstract: A frequency generator for generating signals with variable frequency includes a periodic signal generator for generating a periodic signal according to an output signal of the frequency generator, a first comparator for comparing the periodic signal and a first reference signal to output a first comparison result, a second comparator for comparing the periodic signal and a second reference signal to output a second comparison result, a logic unit for generating the output signal according to the first comparison result and the second comparison result, and a waveform generator for generating the first reference signal and the second reference signal according to a predetermined frequency variation trend to modulate a output frequency of the output signal.Type: ApplicationFiled: July 23, 2009Publication date: November 18, 2010Inventor: Lan-Shan Cheng
-
Patent number: 7822113Abstract: In an integrated decision feedback equalizer and clock and data recovery circuit one or more flip-flops and/or latches may be shared. One or more flip-flops and/or latches may be used in retiming operations in a decision feedback equalizer and in phase detection operations in a clock recovery circuit. Outputs of the flip-flops and/or latches may be used to generate feedback signals for the decision feedback equalizer. The output of a flip-flop and/or latches may be used to generate signals that drive a charge pump in the clock recovery circuit.Type: GrantFiled: April 13, 2004Date of Patent: October 26, 2010Assignee: Broadcom CorporationInventors: Davide Tonietto, Afshin Momtaz
-
Patent number: 7817037Abstract: The invention relates to an electronic component that can be operated by means of an alternating voltage. Said component includes at least one input, at least one output and a pair of electronic sub-components with an identical function. The input(s) of the electronic component is/are coupled to a respective input of the electronic sub-components with an identical function and the output(s) of the electronic component is/are coupled to a respective output of said electronic sub-components. In addition, the electronic component is configured in such a way that at least one output only one output signal of the first sub-component of the pair of functionally identical electronic components can be picked up during a first half-wave of an alternating voltage, whereas only one output signal of the second sub-component of the pair of functionally identical electronic can be picked up during the second half-wave of the alternating voltage.Type: GrantFiled: June 30, 2004Date of Patent: October 19, 2010Assignee: Infineon Technologies AGInventors: Ralf Brederlow, Sylvain Briole, Christian Pacha, Roland Thewes, Werner Weber
-
Patent number: 7816966Abstract: A system includes an input device, an output device, a mechanical chassis, a printed circuit board, and a semiconductor device. The semiconductor device includes a mechanical package, and a semiconductor die. The semiconductor die includes a semiconductor layer, a plurality of metal layers, a clock distribution network that distributes a clock signal within the die, and an economy precision pulse generating circuit. The economy precision pulse generating circuit includes a pre-charge circuit, a gate-to-the-partial-jam-latch-keeper circuit, a partial-jam-latch-keeper circuit, and a pull-down-against-the-up-keeper circuit. A source clock signal is derived from the clock signal. The source clock signal is provided to a first input of a logical AND circuit, the pre-charge circuit, and the gate-to-the-partial-jam-latch-keeper circuit. A common storage node is connected to a second input of the logical AND circuit. The logical AND circuit outputs an output pulse.Type: GrantFiled: April 16, 2009Date of Patent: October 19, 2010Assignee: Oracle America, Inc.Inventors: Robert P. Masleid, David J. Greenhill, Bijoy Kalloor
-
Publication number: 20100237920Abstract: The present invention discloses a peak magnetic flux regulation method for a power conversion via magnetic flux transformation through an inductive component, comprising the steps of: generating an adaptive reference voltage according to voltage comparison of a current sensing voltage and an expected peak voltage; and generating a PWM signal according to voltage comparison of said current sensing voltage and said adaptive reference voltage. Furthermore, the present invention also provides a peak magnetic flux regulation apparatus for a power conversion, and a system using the peak magnetic flux regulation apparatus for a power conversion.Type: ApplicationFiled: March 18, 2009Publication date: September 23, 2010Inventors: Yen-Hui Wang, Chia-Chien Hung
-
Patent number: 7786781Abstract: A pulse width modulation (PWM) device, system and method for high resolution fan control are disclosed. In one embodiment, the method comprises determining a target duty cycle of a PWM signal, determining the number of PWM cycles in the period of the PWM signal, pseudo-randomly selecting a duty cycle for each PWM cycle using one or more look-up tables and generating the PWM signal based on the duty cycle.Type: GrantFiled: January 29, 2008Date of Patent: August 31, 2010Assignee: National Semiconductor CorporationInventors: Chungwai Benedict Ng, Eric Tam, Eugene Quan
-
Patent number: 7777543Abstract: A duty cycle correction circuit apparatus includes a flip-flop, a feedback unit connected between an input node and an output node of the flip-flop to invert an output signal of the flip-flop and to output the inverted signal as an output signal of the feedback unit, and a selection unit to select and output one of a first clock signal and a second clock signal to the flip-flop in response to the output signal of the feedback unit, wherein the first clock signal has a half-period phase difference with respect to the second clock signal. Using clock signals with a half-period phase difference therebetween and a simple digital circuit, the duty cycle correction circuit can correct a duty ratio to 50:50 regardless of an initial condition.Type: GrantFiled: March 11, 2009Date of Patent: August 17, 2010Assignee: Samsung Electronics Co., Ltd.Inventor: Dong-uk Park
-
Patent number: 7764734Abstract: Digital pulse width modulation with variable period and error distribution that improves the tradeoff between resolution and clock speed in pulse width modulation circuits so that a higher resolution can be achieved with a lower clock speed. A preferred method includes, for a signal sample S and each value of P in a range Pmin to Pmax of pulse periods P, determining a pulse width V=round(P*S), where round(P*S) is the closest integer value of P*S, and the magnitude of the error |E|=|S?V/P|, for the value of V (Vopt) and P (Popt) associated with the lowest value of the magnitude of the error |E|, providing an output pulse of a pulse width Vopt during the pulse period Popt, and successively repeating a) and b). Other aspects of the invention may include error distribution, error squelching to prevent idle-tone, idle-noise artifacts, 2-samples-per-pulse and non-uniform sampling and pulsing. Other features are disclosed.Type: GrantFiled: October 31, 2006Date of Patent: July 27, 2010Assignee: Winbond Electronics CorporationInventor: Samuel Chi Hong Yau
-
Patent number: 7750702Abstract: A pulse generation circuit for outputting to an output terminal (OT) includes an inverter delay circuit (IDC) for processing a start signal with a predetermined delay; a first switching circuit (SC) adapted to connect the OT to a first voltage when a logical product of the IDC is true, and to connect the OT to a second voltage when a logical sum of the IDC is false; a second SC adapted to connect the OT to the first voltage when a logical product of the IDC is true, and to connect the OT to the second voltage when a logical sum of the IDC is false; and a start signal control circuit adapted to input the start signal to the IDC with a delay when the first SC is activated, and to input the start signal to the IDC without the delay when the second SC is activated.Type: GrantFiled: October 14, 2008Date of Patent: July 6, 2010Assignee: Seiko Epson CorporationInventor: Masayuki Ikeda
-
Publication number: 20100156493Abstract: In a particular embodiment, a circuit device includes a count zero circuit having a first counter to receive a clock signal and to produce a count zero signal based on the clock signal and having a second counter to generate a reset control signal to control a reset of the count zero circuit. The circuit device further includes a turnoff circuit to receive the clock signal and to produce a turn off signal based on the clock signal. Further, the circuit device includes a pulse width modulated (PWM) latch circuit adapted to produce a gate drive signal based on the count zero signal and the turn off signal, where timing of an edge of the gate drive signal varies based on the reset control signal.Type: ApplicationFiled: December 18, 2008Publication date: June 24, 2010Applicant: Silicon Laboratories, Inc.Inventors: Yeshoda Yedevelly, Weikang Cheng
-
Patent number: 7724065Abstract: A desaturation circuit for an IGBT is disclosed. In one embodiment, flooding of the component with charge carriers is reduced before the IGBT is turned off.Type: GrantFiled: September 21, 2006Date of Patent: May 25, 2010Assignee: Infineon Technologies AGInventors: Reinhold Bayerer, Uwe Jansen, Marco Bohllaender
-
Patent number: 7710175Abstract: A pulse width modulation circuit includes a first electric-charge accumulator; a second electric-charge accumulator; a first current generator which generates a first current corresponding to the amplitude of an input AC voltage; a second current generator which generates a second current with a constant value; a first current supply controller which supplies the first current to the first electric-charge accumulator; a second current supply controller which supplies the second current to the first electric-charge accumulator; a third current supply controller which supplies the first current to the second electric-charge accumulator; a fourth current supply controller which supplies the second current to the second electric-charge accumulator; and a current limiter which limits the first current to a third current with a predetermined current value, if the amplitude of the AC voltage in the negative side exceeds a predetermined level.Type: GrantFiled: December 1, 2008Date of Patent: May 4, 2010Assignee: ONKYO CorporationInventors: Yoshinori Nakanishi, Mamoru Sekiya
-
Publication number: 20100097113Abstract: A pulse generating unit receives a clock at a predetermined frequency, and generates a pulse signal which transits synchronously with the positive edge of the clock. A flip-flop acquires the pulse signal every time a positive edge occurs in an inverted clock output from the inverter. A logic gate multiplexes the pulse signal and the output of the flip-flop. A selector selects either the output of the logic gate or the pulse signal.Type: ApplicationFiled: October 20, 2009Publication date: April 22, 2010Applicant: ROHM CO., LTD.Inventor: Shigekane MATSUI
-
Publication number: 20100097114Abstract: A pulse width modulation circuit includes: a reference signal generator which generates a plurality of mutually differing reference signals; a comparator which compares the reference signals and an input signal with respect to magnitude, and outputs results of the comparison as a plurality of comparison signals with mutually differing phases; and a synthesizer which, using a logical operation, outputs the plurality of comparison signals output from the comparator as a pulse width modulated signal configured of one or more binary signals.Type: ApplicationFiled: October 21, 2009Publication date: April 22, 2010Applicant: SEIKO EPSON CORPORATIONInventors: Shinichi MIYAZAKI, Hiroyuki YOSHINO, Nobuaki AZAMI, Atsushi OSHIMA, Noritaka IDE, Kunio TABATA
-
Patent number: 7701275Abstract: A time limiter protects a light emitting diode coupled to an output of a current driver by preventing the light emitting diode from working overtime under a high current and from being overheated and burnt down, no matter whether a pulse width of an input pulse is larger or shorter than a delay time of the time limiter. The input pulse may be a periodic continuous input pulse, or a continuously-enabled pulse generated from a run-time error of software or hardware. The time limiter should be coupled with a discharging circuit for discharging the capacitor in the RC circuit while a periodic continuous input pulse was inputted, to keep the precise original pulse period and pulse width of the enabling signal to be outputted, and to prevent the time limiter from malfunctioning.Type: GrantFiled: September 17, 2006Date of Patent: April 20, 2010Assignee: Wistron CorporationInventor: Wen-Nan Hsia
-
Publication number: 20100090739Abstract: A method and a device for controlling and removing narrow pulses in a clock waveform using a delay function are disclosed. A circuit device includes three circuits wherein the first circuit is capable of generating an edge trigger signal in response to a waveform of an input signal and a waveform of an output signal. While the second circuit facilitates removing a narrow pulse from the waveform of the input signal, the third circuit is capable of generating a delayed output waveform having pulses greater than a predefined minimal pulse width. In one embodiment, the first, second, and third circuits are an exclusive OR gate, a delay circuit, and a D flip-flop, respectively.Type: ApplicationFiled: October 15, 2008Publication date: April 15, 2010Applicant: Tellabs Petaluma, Inc.Inventor: Shuo Huang
-
Patent number: 7656240Abstract: Systems and methods which provide an oscillator circuit outputting non-overlapping trigger signals throughout a range of operating voltages using a reset-set (RS) flip-flop type circuit configuration are shown. Embodiments utilize output driver buffers internal to the RS flip-flop circuit configuration to provide oscillator feedback delay. Feedback control circuitry may be implemented to ensure that the delay associated with any one driver buffer does not solely provide the feedback delay. Embodiments further implement input delay circuitry adapted to maintain a relatively constant reset and set input feedback delay ratio throughout a large range of operating conditions.Type: GrantFiled: October 9, 2007Date of Patent: February 2, 2010Assignee: Hong Kong Applied Science and Technology Research Institute Co., Ltd.Inventors: Yat To Wong, David Chik Wai Ng, Kam Chuen Wan, David Kwok Kuen Kwong
-
Publication number: 20100007394Abstract: A biased current-limit circuit for limiting a maximum output power of a power converter includes an oscillator for generating a pulse signal. A waveform generator generates a waveform signal in response to a switching signal and a second-sampling signal. A sample-hold circuit is used to sample the waveform signal to generate a hold signal in response to a first-sampling signal. The sample-hold circuit further samples the hold signal to generate a current-limit threshold in response to the second-sampling signal. A current comparator is utilized to compare a current-sensing signal with the current-limit threshold to limit a maximum on-time of the switching signal.Type: ApplicationFiled: December 17, 2008Publication date: January 14, 2010Applicant: SYSTEM GENERAL CORP.Inventors: Cheng-Chi Hsueh, Wei-Hsuan Huang, Ta-Yung Yang
-
Patent number: 7642829Abstract: A duty detection circuit includes an integration circuit for receiving an RCLK signal and an FCLK signal that are internal clock signals generated by a DLL circuit, and generating voltage levels in accordance with the duty ratio of these internal clock signals; an amplifier for amplifying the output of the integration circuit; a latch circuit for latching the output of the amplifier; a control circuit for controlling the operation timings of each component; a bias circuit for feeding a BIAS signal to the integration circuit; and a frequency monitor circuit unit for monitoring the frequency of the clock signal. The frequency monitor circuit unit is a circuit component used when the power source is turned on, during resetting, and when other initial settings are performed, and detects the actual frequency of the clock signal and adjusts the amount of charging or discharging of the capacitors C1 through C4 in the integration circuit according to this actual frequency.Type: GrantFiled: January 29, 2008Date of Patent: January 5, 2010Assignee: Elpida Memory, Inc.Inventors: Atsuko Monma, Kanji Oishi
-
Patent number: 7640413Abstract: A memory access mode detection circuit and method for detecting and initiating memory access modes for a memory device The memory access mode detection circuit receives the memory address signals, the control signals, and the clock signal and generates a first mode detection signal in response to receipt of the memory address signals or a first combination of control signals. An first mode initiation signal is generated a time delay subsequent to the detection signal to initiate the first mode memory access operation. In response to receipt of a second combination of control signals and an active clock signal, the memory access mode detection circuit further generates a second mode detection signal to initiate a second mode memory access operation and to suppress generation of the first mode detection signal, thereby canceling the first mode memory access operation.Type: GrantFiled: March 20, 2007Date of Patent: December 29, 2009Assignee: Micron Technology, Inc.Inventor: Simon J. Lovett
-
Patent number: 7622973Abstract: Provided is a pulse control device is maintained with a constant pulse width corresponding to a change of process or temperature. The pulse control device comprises a fuse set for selectively outputting a delay increase signal and a delay decrease signal that have a different state based on a cutting or non-cutting state of a fuse on which information on a change of process is programmed, and a pulse generator provided with a plurality of delay cells with predetermined time delay for selectively increasing or decreasing the number of the plurality of delay cells depending on the delay increase signal and the delay decrease signal to generate an internal clock with a pulse width corresponding to the number of the increased or decreased delay cells.Type: GrantFiled: June 30, 2006Date of Patent: November 24, 2009Assignee: Hynix Semiconductor, Inc.Inventors: Kyoung-Nam Kim, Tae-Yun Kim
-
Publication number: 20090278582Abstract: A circuit for controlling a pulse width of a refresh signal is provided. The circuit includes a first pulse width controller for receiving a first refresh signal having a first enable period, and generating a second refresh signal having a second refresh signal, and a second pulse width controller for receiving the second refresh signal, and generating a third refresh signal having a third enable period.Type: ApplicationFiled: June 3, 2009Publication date: November 12, 2009Inventor: Hyung Wook Moon
-
Patent number: 7605626Abstract: A clock duty cycle correction (DCC) circuit for correcting a clock duty cycle of an external clock includes a phase comparator for comparing a phase of a rising clock with that of a falling clock to thereby output comparing signal; a DCC controller for outputting a DCC enable signal and a weight selection signal in response to the comparing signal and a first and a second lock state signal; a DCC mixing block for blending the rising clock and the falling clock in response to the DCC enable signal and the weight selection signal to thereby generate a rising and a falling pre-clock signals; and a clock selector for selectively output the rising and the falling pre-clock signals in response to the weight selection signal.Type: GrantFiled: March 31, 2008Date of Patent: October 20, 2009Assignee: Hynix Semiconductor Inc.Inventor: Hwang Hur
-
Patent number: 7595686Abstract: A voltage controller (150), the controller comprising: a voltage comparator (700) operative to provide a digital error signal (152); a compensator (300) operative to determine a digital control signal (154) based on said provided error signal; and a modulator (400) operative to provide a power control signal (156) based on said determined digital control signal, wherein said comparator, said compensator, and said modulator are implemented entirely with digital logic gates.Type: GrantFiled: December 9, 2002Date of Patent: September 29, 2009Assignee: The Regents of the University of ColoradoInventors: Dragan Maksimovic, Benjamin James Patella, Aleksandar Prodic, Sandeep Chaman Dhar
-
Patent number: 7594150Abstract: A method and apparatus for a structure of a flip-flop that is tolerant to the noise pulses occurring due to the presence of crosstalk faults by sampling the input data multiple times before and after the active clock edge. The final stored value at the flip-flop is determined by the resolution of a counter circuit residing in the flip-flop, which is activated at the change of the sampled input data. This counter based resolution mechanism allows for the detection and filtering of the noise pulse induced at the input of the flip-flop due to a crosstalk fault.Type: GrantFiled: May 10, 2006Date of Patent: September 22, 2009Assignees: Alcatel-Lucent USA Inc., Rutgers, The State University of New JerseyInventors: Tapan Jyoti Chakraborty, Aditya Jagirdar, Roystein Oliveira
-
Patent number: 7583120Abstract: In one embodiment, an error amplifier of a power supply controller is configured to receive a current sense signal prior to the current sense signal undergoing amplification.Type: GrantFiled: November 21, 2006Date of Patent: September 1, 2009Assignee: Semiconductor Components Industries, L.L.C.Inventor: Benjamin M. Rice
-
Publication number: 20090206902Abstract: A method for providing power factor correction for a boost converter in accordance with an embodiment of the present application includes providing a current sense signal indicative of a current flowing through an inductor of the boost converter, sampling the current sense signal to provide a digital current sense signal, generating a pulse width modulated output signal to control an on time of a PFC switch of the boost converter based on the digital current sense signal, generating a first synchronous signal based on a carrier frequency of a triangular carrier wave used to generate the pulse width modulated output signal, wherein the first synchronous signal triggers generation of the pulse width modulated output signal and generating a second synchronous signal based on the first synchronous signal, wherein the second synchronous signal indicates a sampling rate to be used in sampling the current sense signal to provide the digital current sense signal, such that sampling takes place substantially in a middType: ApplicationFiled: August 25, 2008Publication date: August 20, 2009Inventor: YONG LI
-
Patent number: 7570094Abstract: A duty cycle correcting circuit for an integrated circuit memory automatically corrects the duty cycle of an input clock by measuring the relative difference between the high time and low time of the input signal and using this measurement to achieve a same-frequency, duty cycle adjusted output signal. The duty cycle correcting circuit includes a duty cycle adjust circuit that uses two series-connected N-channel transistors to control the pull-up slew rate of a signal and another N-channel transistor to control the pull-down slew rate of the same signal, two dual-slope integrator circuits, and input and output signal buffering.Type: GrantFiled: June 22, 2007Date of Patent: August 4, 2009Assignee: ProMOS Technologies Pte.Ltd.Inventor: Christopher M. Mnich
-
Publication number: 20090167393Abstract: The control accuracy equal with the case controlled according to a reference signal with a high clock frequency when the electric power is converted is obtained according to a reference signal with a low clock frequency. The quantity of signal S3 of the time that corresponds to the difference of EO in the output voltage to reference voltage EREF by circuit 12 of the generation of quantity of signal of time is generated synchronizing with reference timing signal S1. The phase generates the class of the phase-shift signal of n piece for which only [Cycle of S0/]/n is late one by one by phase-shift signal generation circuit 13, counter circuit 14, and digital addition circuit 15, these numbers are counted respectively, and the count value of n piece is added. The control signal S5 that corresponds to TON between when adding value ADD is input with decision circuit 16 of on time of the switch element and control signal generation circuit 17 and it turns it on is generated.Type: ApplicationFiled: February 21, 2007Publication date: July 2, 2009Applicant: NAGASAKI UNIVERSITY, NATIONAL UNIVERSITY CORPORATIONInventor: Fujio Kurokawa
-
Patent number: 7554372Abstract: Dead-time gaps are inserted into one of two output transistor control signals from a digital pulse width modulator by controlling the leading and trailing edges using the same phase-division and dithering signals employed by the digital pulse width modulator. Adders add the phase select signals from the digital pulse width modulator and the dithering signal to the leading and trailing edge control signals, with the output employed by multiplexers as select controls in selecting a phase of from the phase-shifted versions of the system clock with which to clock latches controlling the leading and trailing edges.Type: GrantFiled: August 14, 2005Date of Patent: June 30, 2009Assignee: National Semiconductor CorporationInventor: Hee Wong
-
Publication number: 20090160516Abstract: The present invention implements an apparatus for correcting duty cycle distortion in high speed clock signals. The apparatus includes delay cells that delay each of first and second differential initial clock signals. The apparatus further includes a latch that generates an output clock signal based on the delayed first and second differential initial clock signals. The apparatus further includes a differential feedback buffer that converts the output clock signal into first and second differential feedback signals. The apparatus further includes a feedback circuit that adjusts the delay cells based on the first and second differential feedback signals.Type: ApplicationFiled: December 21, 2007Publication date: June 25, 2009Applicant: AGERE SYSTEMS INC.Inventors: Chunbing Guo, Fuji Yang
-
Publication number: 20090146715Abstract: Embodiments of the invention are generally directed to systems, methods, and apparatuses for the direct duty cycle calibration of a receiver clock. In some embodiments, an integrated circuit includes a receive (RX) data path, a RX clock path, and a control path. In some embodiments, the control path uses RX latches, a majority detector, and digital duty cycle control logic to calibrate the duty cycle of the clock signal. Other embodiments are described and claimed.Type: ApplicationFiled: December 6, 2007Publication date: June 11, 2009Inventor: YUEMING JIANG
-
Patent number: 7545191Abstract: A method for dividing a high-frequency signal. The method including: generating, from a first clock signal, a second clock signal, the second clock cycle time greater than the first clock cycle time, an off-time of one cycle of the second clock signal being one first clock cycle time less than an on-time of one cycle of the second clock signal; shifting in time the second clock signal by half of a first clock cycle time to generate a third clock signal, the second clock cycle time equal to the third clock cycle time; performing a logical AND of the second clock signal and the third clock signal to generate a fourth clock signal, the third clock cycle time equal to the fourth clock cycle time, an on-time of one cycle of the fourth clock signal equal to an off-time of one cycle of the fourth clock signal.Type: GrantFiled: April 15, 2008Date of Patent: June 9, 2009Assignee: International Business Machines CorporationInventors: John S. Austin, Ram Kelkar, Pradeep Thiagarajan
-
Publication number: 20090140786Abstract: A pulse width modulation circuit includes a first electric-charge accumulator; a second electric-charge accumulator; a first current generator which generates a first current corresponding to the amplitude of an input AC voltage; a second current generator which generates a second current with a constant value; a first current supply controller which supplies the first current to the first electric-charge accumulator; a second current supply controller which supplies the second current to the first electric-charge accumulator; a third current supply controller which supplies the first current to the second electric-charge accumulator; a fourth current supply controller which supplies the second current to the second electric-charge accumulator; and a current limiter which limits the first current to a third current with a predetermined current value, if the amplitude of the AC voltage in the negative side exceeds a predetermined level.Type: ApplicationFiled: December 1, 2008Publication date: June 4, 2009Inventors: Yoshinori NAKANISHI, Mamoru SEKIYA
-
Patent number: 7542533Abstract: Embodiments of the invention include an apparatus and method for continuously calibrating the frequency of a clock and data recovery (CDR) circuit. The apparatus includes a delay arrangement that generates a gating signal, and a gated voltage-controlled oscillator that is enabled by the gating signal. The gated voltage-controlled oscillator generates a recovered clock signal that is based on the data signal input to the CDR circuit. The apparatus also includes a frequency control loop that continuously calibrates the gated voltage-controlled oscillator in such a way that the frequency of the clock signal generated by the gated voltage-controlled oscillator continues to be one half of the period of the data bits in the input data signal and the clock signal remains synchronized to the center of the data state transitions of the input data signal. Alternatively, a secondary frequency control loop adjusts the amount of delay in the frequency control loop.Type: GrantFiled: July 7, 2005Date of Patent: June 2, 2009Assignee: Agere Systems Inc.Inventors: Hrvoje Jasa, Gary D. Polhemus, Kenneth P. Snowdon
-
Publication number: 20090121763Abstract: Techniques are disclosed for adjusting and programming the duty cycle of a signal generated by a circuit. In an embodiment, parallel transistors are coupled between a NAND gate and a supply voltage. Selectively enabling the parallel transistors adjusts the switching point of the NAND gate, thereby allowing control of the pulse width of the output signal. In an alternative embodiment, the size of the PMOS versus the NMOS transitors in the NAND gate is selectively varied to achieve the same effect. Further disclosed are applications of the techniques to calibrating the receiver to minimize measured second-order inter-modulation products and/or residual sideband.Type: ApplicationFiled: December 21, 2007Publication date: May 14, 2009Applicant: QUALCOMM INCORPORATEDInventors: Frederic Bossu, Anthony Francis Segoria
-
Publication number: 20090108895Abstract: The disclosure includes a latch structure and self-adjusting pulse generator using the latch. In an embodiment, the system includes a first latch and a pulse generator coupled to provide a timing signal to the first latch. The pulse generator includes a second latch that has characteristics matching the first latch.Type: ApplicationFiled: October 31, 2007Publication date: April 30, 2009Applicant: QUALCOMM INCORPORATEDInventors: Martin Saint-Laurent, Paul Bassett
-
Patent number: 7506126Abstract: A memory access mode detection circuit and method for detecting and initiating memory access modes for a memory device The memory access mode detection circuit receives the memory address signals, the control signals, and the clock signal and generates a first mode detection signal in response to receipt of the memory address signals or a first combination of control signals. An first mode initiation signal is generated a time delay subsequent to the detection signal to initiate the first mode memory access operation. In response to receipt of a second combination of control signals and an active clock signal, the memory access mode detection circuit further generates a second mode detection signal to initiate a second mode memory access operation and to suppress generation of the first mode detection signal, thereby canceling the first mode memory access operation.Type: GrantFiled: February 14, 2006Date of Patent: March 17, 2009Assignee: Micron Technology, Inc.Inventor: Simon J. Lovett
-
Patent number: 7495490Abstract: An apparatus includes a first trigger, a second trigger, a pulse generator, and a control unit. The first trigger generates a first trigger signal and a first level signal; the second trigger generates a second trigger signal and a second level signal; the pulse generator generates a digital output signal according to the first and the second level signals; and the control unit outputs the first and the second control voltages according to the digital input signal and the digital output signal.Type: GrantFiled: February 13, 2007Date of Patent: February 24, 2009Assignee: Realtek Semiconductor Corp.Inventors: Tze-Chien Wang, Wen-Chi Wang
-
Patent number: 7495491Abstract: Apparatuses, circuits, and methods to reduce duty cycle errors are disclosed. Embodiments generally comprise buffer circuits coupled with error detection circuits and correction feedback circuits that sense duty cycles errors in output signals from the buffer circuits, generate error signals, and couple the error signals back to the inputs to correct or reduce the duty cycle errors. The error circuits may comprise active low pass filters in various embodiments, while amplifiers generally comprise inverter buffers or other simple buffers which alter or affect the input signals to the buffer circuits in order to reduce the duty cycle errors. In many system and apparatus embodiments, the error circuits comprise a resistor-capacitor circuit coupled with an inverter buffer. The error detection circuits generally function as active low pass filters and generate error signals for the feedback circuits.Type: GrantFiled: February 28, 2007Date of Patent: February 24, 2009Assignee: Intel CorporationInventor: Zuoguo Wu
-
Patent number: 7489173Abstract: Signal phase adjustment for duty cycle control is described. A first sample clock signal and a second sample clock signal are provided. A first phase signal and a second phase signal are generated responsive to the first sample clock signal, where the first phase signal is out of phase with respect to the second phase signal. The second sample clock signal configured to be swept in phase in relation to the first phase signal. A combined signal is generated where the combined signal has a duty cycle associated with the first phase signal and the second phase signal in combination. A first counter and a second counter are clocked responsive to the second sample clock signal to count. A first count from the first counter is divided by a second count from the second counter to obtain the duty cycle associated with the combined signal.Type: GrantFiled: February 18, 2005Date of Patent: February 10, 2009Assignee: Xilinx, Inc.Inventors: Himanshu J. Verma, Kwansuhk Oh
-
Patent number: 7486122Abstract: A digitized method for generating pulse width modulation (PWM) signals is disclosed. In the digitized method, multiphase PWM signals are generated by altering the reference levels so that fully on duty cycle or fully off duty cycle of each phase PWM signal can be achieved. Therefore, the digitized PWM signal generation method in the present invention can be applied to any application apparatus having boost/buck converter.Type: GrantFiled: August 15, 2007Date of Patent: February 3, 2009Assignee: National Taiwan University of Science and TechnologyInventors: Jonq-Chin Hwang, Sheng-Nian Yeh, Li-Hsiu Chen
-
Patent number: 7477084Abstract: In one embodiment, a power supply controller is configured to use a plurality of ramp signals to generate a plurality of PWM control signals.Type: GrantFiled: November 28, 2005Date of Patent: January 13, 2009Assignee: Semiconductor Components Industries, L.L.C.Inventor: Benjamin M. Rice