Initializing, Resetting, Or Protecting A Steady State Condition Patents (Class 327/198)
-
Patent number: 7696796Abstract: An initialization signal generating circuit includes a voltage distributor, a first initialization signal generator, a second initialization signal, and a controller. The voltage distributor outputs a voltage signal in response to an external voltage. The first initialization signal generator outputs a first initialization signal in response to the voltage signal output from the voltage distributor. The second initialization signal generator outputs a second initialization signal in response to the voltage signal output from the voltage distributor. The controller blocks the external voltage supplied to the voltage distributor and the first and second initialization signal generators, in response to the first and second initialization signals.Type: GrantFiled: December 27, 2007Date of Patent: April 13, 2010Assignee: Hynix Semiconductor Inc.Inventor: Tae Woo Kwon
-
Patent number: 7688121Abstract: A power supply voltage detection circuit is provided including: a first switch to connect between a power supply voltage terminal and a first terminal according to a power supply voltage detection signal and an external signal; a second switch to connect between a reference potential terminal and a second terminal according to the power supply voltage detection signal and the external signal; a first resistance connected between the second terminal and the power supply voltage terminal; and a third switch connecting between the first terminal and the reference potential terminal according to a voltage of the second terminal; and an output circuit outputting the power supply voltage detection signal based on a signal from the first terminal.Type: GrantFiled: February 27, 2006Date of Patent: March 30, 2010Assignee: Fujitsu Microelectronics LimitedInventors: Mitsuhiro Ogai, Isao Fukushi
-
Patent number: 7683686Abstract: A power-on circuit of a computer includes a heat sink, an SIO chip, a connector, a first electric switch, a second electric switch, and a third electric switch. When the heat sink is installed properly, the heat sink is grounded, and the first electric switch is turned off. After a power-on button is pressed down, a power supply on pin of the SIO chip sends a low level signal to turn off the second electric switch, the third electric switch is turned on, a power supply on pin of the connector is at a low level, and the computer is powered on. When the heat sink is installed improperly, the heat sink is not grounded, the first electric switch is turned on, the third electric switch is turned off, the power supply on pin of the connector is at a high level, and the computer cannot be powered on.Type: GrantFiled: August 8, 2008Date of Patent: March 23, 2010Assignees: Hong Fu Jin Precision Industry (ShenZhen) Co., Ltd., Hon Hai Precision Industry Co., Ltd.Inventors: Ning Wang, Yong-Xing You
-
Patent number: 7679412Abstract: According to an aspect of the present invention, there is provided a power supply circuit including: a detection circuit that is connected to an external power supply voltage and that outputs a first signal indicating whether the external power supply voltage is in a dropped-state in which the external power supply voltage is dropped below a reference voltage; a control circuit that includes: a delay circuit that outputs a second signal acquired by delaying the first signal for a reference time; and a determination circuit that outputs a third signal based on the first signal and the second signal; a generation circuit that generates internal power supply voltage from the external power supply voltage and that supplies the internal power supply voltage; and an interruption circuit that interrupts the internal power supply voltage supplied from the generation circuit based on the third signal.Type: GrantFiled: September 26, 2008Date of Patent: March 16, 2010Assignee: Kabushiki Kaisha ToshibaInventors: Ryu Ogiwara, Daisaburo Takashima
-
Patent number: 7675331Abstract: A power-up signal generating circuit that prevents repeatedly generating a power-up signal even when there is noise on an external voltage. The power-up signal generating circuit includes a level detector, a level comparator, and a reentry protector. The level detector is configured to deactivate a first level detection signal when a level of an external voltage increases above a upper limit reference voltage. The level comparator is configured to deactivate a second level detection signal when the level of the external voltage increases above a lower limit reference voltage. The reentry protector is configured to activate the power-up signal in response to the second level detection signal and deactivate the power-up signal in response to a deactivation of the first level detection signal.Type: GrantFiled: December 31, 2007Date of Patent: March 9, 2010Assignee: Hynix Semiconductor, Inc.Inventor: Ho-Don Jung
-
Patent number: 7671643Abstract: A power-on-reset (POR) circuit having a zero or substantially zero current state while the supply voltage is in a predetermined, valid range is disclosed. The POR circuit includes a state machine, an oscillator, and output circuitry that are electrically coupled to one another and to a supply voltage. Output from the output circuitry is also provided to the integrated circuit to which the POR circuit is coupled. The state machine includes a plurality of sequential circuits such as latches, flip-flops, and the like that are electrically coupled in a cascade, to provide a ripple counter. The output circuitry is structured and arranged to reset or initialize all of the logic elements on the chip by generating a POR output logic HI (1) signal by Boolean operation of the logic circuitry signal of the state machine for all Boolean states except one. The oscillator is disabled when the POR output logic signal is LO (0), which causes the POR circuit to enter a zero or substantially zero current state.Type: GrantFiled: January 3, 2008Date of Patent: March 2, 2010Assignee: Memsic, Inc.Inventors: Alexander Dribinsky, Gregory Pucci
-
Patent number: 7667506Abstract: A power-on-reset circuit (POR) for integrated circuits that detects the minimum power levels needed to operate the most critical circuit(s) reliably. The circuit is implemented in a customized POR built into a custom IC, and emulates the critical circuit transistors in the custom IC using mimicking counterparts which are similarly affected by changes in temperature and process variations as the main circuit components. The mimicking counterparts may have smaller dimensions, to draw less current but still emulate the characteristics of the main working circuit components. Each critical sub-circuit of the main circuit may have a mimicking POR, and the multiple PORs may have their outputs combined by logic so that subtle failure modes can be modeled in the POR. The POR allows operation of the main circuit to continue at the lowest possible voltage levels while reducing the risk of unexpected results or undetected non-catastrophic failures.Type: GrantFiled: March 29, 2007Date of Patent: February 23, 2010Assignee: Mitutoyo CorporationInventor: Patrick H. Mawet
-
Patent number: 7659758Abstract: In a power-on detection circuit, a first connection node at which a first divided voltage is generated is connected to a second power supply line during activation of a power-down detection signal. Inactivation timing of the power-down detection signal is set earlier than an activation timing of a power-on detection signal. Therefore, the first transistor whose gate is connected to the first connection node is certainly turned off in the first half of a power-on period, which prevents the power-on detection signal from being activated during the power-on period. Further, a leak current flowing through the first transistor is reduced. In the second half of the power-on period, the power-on detection signal is certainly generated using the first divided voltage generated by the first dividing circuit. Thus, operating a reset circuit without malfunction and normally outputting a reset signal is possible disregarding behavior of a power supply voltage at power-on.Type: GrantFiled: November 26, 2007Date of Patent: February 9, 2010Assignee: Fujitsu Microelectronics LimitedInventor: Hideaki Suzuki
-
Publication number: 20100026357Abstract: A reset signal filter includes a power voltage detector and a reset signal detector or includes only one reset signal detector. The power voltage detector includes a comparators and a basic logic gates (e.g. AND gate, OR gate, inverter, etc). The reset signal detector includes a comparator, N flip flops connected in series, an AND gate, an OR gate, a multiplexer and an output flip flop. The reset signal filter receives a first reset signal generated by a power voltage detector or a Schmitt trigger buffer and utilizes N flip flops to register the signal level of the first reset signal for N clock periods. Then the reset signal filter determines if the first rest signal is changed during N clock periods, and outputs a second reset signal.Type: ApplicationFiled: December 24, 2008Publication date: February 4, 2010Inventors: Cheng-Hsun Chan, Che-Li Lin
-
Patent number: 7656210Abstract: A semiconductor integrated circuit that operates on multiple supply potentials including a first potential and a second potential that is higher than the first potential. The semiconductor integrated circuit includes a potential-lowering circuit operating on the second supply potential and including an N-channel MOS transistor that lowers the second supply potential applied to a gate thereof to output a lowered potential from a source thereof, a judging circuit operating on the potential outputted from the potential-lowering circuit and judging whether the first supply potential is high-level or low-level, and a buffer circuit outputting a control signal showing whether the first supply potential is fed based on judgment outputted from the judging circuit.Type: GrantFiled: April 13, 2006Date of Patent: February 2, 2010Assignee: Seiko Epson CorporationInventors: Hiroshi Seki, Hideyuki Kakubari, Hiroshi Tokiwai
-
Patent number: 7649393Abstract: A semiconductor integrated circuit has an active mode and a sleep mode. The semiconductor integrated circuit is constructed by alternately connecting a plurality of combinational logic circuits and a plurality of flip-flops. The flip-flops include a retention flip-flop that is supplied with electric power and retains the data in the sleep mode, and a non-retention flip-flop that is not supplied with electric power during the sleep mode. The non-retention flip-flop includes an initializing circuit that initializes the non-retention flip-flop when the semiconductor integrated circuit is switched from the sleep mode to the active mode.Type: GrantFiled: June 19, 2008Date of Patent: January 19, 2010Assignee: Kawasaki Microelectronics, Inc.Inventor: Tasuku Maeda
-
Publication number: 20090313313Abstract: A digital filter device capable of removing the effect of noise such as chattering from a zero crossing signal is provided. A digital filter device 4 filtering a binary digital signal DIN and outputting a binary digital signal DOUT is provided with a toggle flip-flop 12 which switches a signal level of the digital signal DOUT each time a trigger signal is input; an XOR circuit 13 which outputs a first enable signal EN1 while a signal level of the digital signal DIN does not match with the signal level of the output digital signal DOUT; and a charge counter 14 which counts in synchronization with a clock signal CLK while the first enable signal EN1 is input and resets the count to an initial value and outputs a carry on signal ON_RCO as the trigger signal to the toggle flip-flop 12 when the count has reached an upper limit value.Type: ApplicationFiled: June 14, 2007Publication date: December 17, 2009Applicant: Toshiba Kikai Kabushiki KaishaInventors: Narutoshi Yokokawa, Shouichi Sato
-
Publication number: 20090302913Abstract: Provided is a semiconductor memory device and a driving method for initializing an internal logic circuit within the semiconductor memory device under a stable state of a source voltage without an extra reset pin. The semiconductor memory device includes a power-up signal generating unit for generating a power-up signal; an internal reset signal generating unit for generating an internal reset signal in response to a pad signal inputted from an arbitrary external pin during a test mode; an internal logic initializing signal generating unit for generating an internal logic initializing signal based on the power-up signal and the internal reset signal; and an internal logic unit initialized in response to the internal logic initializing signal.Type: ApplicationFiled: August 13, 2009Publication date: December 10, 2009Inventors: Jin-Il Chung, Chang-Ho Do
-
Patent number: 7622974Abstract: A semiconductor integrated circuit apparatus includes a periodic signal generation circuit connected with N logical circuits, wherein the N is a natural number, outputting a periodic signal. The periodic signal generation circuit includes a reset circuit outputting a reset signal initializing according to outputs from a first stage logic circuit to N?1th logic circuit.Type: GrantFiled: October 20, 2006Date of Patent: November 24, 2009Assignee: NEC Electronics CorporationInventors: Muneaki Matsushige, Hiroyuki Satake
-
Patent number: 7616039Abstract: A memory reset apparatus including a first inverse circuit, a logic circuit, and a plurality of second inverse circuits is provided. The first inverse circuit receives a control signal generated by a north bridge and generates a first signal, in which the control signal controls reset of a plurality of memories. The logic circuit performs a logic operation of the first signal and an indicating signal and generates a second signal, in which the indicating signal indicates each component of a computer system completely powered on. The plurality of second inverse circuits is respectively coupled between the logic circuit and the memories. The second inverse circuits inverse the second signal and respectively generate a plurality of reset signals to the memories, so as to reset the memories.Type: GrantFiled: January 8, 2008Date of Patent: November 10, 2009Assignee: Inventec CorporationInventors: Lan Huang, Shih-Hao Liu
-
Patent number: 7616031Abstract: A simple inexpensive hard reset and manual reset circuit assembly that provides a delay time during reset for enabling other matched electronic devices to have sufficient time to reach ready status. The circuit assembly includes a power source, a first resistor, a first electric control switch, which has a control end and two bypasses being respectively connected to a reset terminal and a grounding terminal, a second resistor, a second electric control switch, which has a control end and two bypasses being respectively connected to the control end of the first electric control switch and the grounding terminal, a third resistor, a first capacitor, a second capacitor, a manual switch, which has two opposite ends respectively connected to the second capacitor and the grounding terminal, and a fourth resistor, which has two opposite ends respectively connected to the power source and the second end of the second capacitor.Type: GrantFiled: January 3, 2008Date of Patent: November 10, 2009Assignee: Universal Scientific Industrial Co., Ltd.Inventors: Chieh-Jung Li, Po-Chun Huang
-
Patent number: 7612588Abstract: A power on detection circuit for accurately detecting an input voltage with a simple circuit structure and reduced current consumption includes a voltage conversion circuit, which converts input voltage into current, and a latch circuit, which holds the power on detection signal. The voltage conversion circuit supplies output current to a current source and a capacitor via a connection node. The current source generates a flow of current that is proportional to the absolute temperature. When the output current of the voltage conversion circuit becomes greater than the current of the current source, the capacitor is charged and the voltage at the connection node is pulled up. A latching circuit is activated in accordance with the voltage at the connection node to output a power on detection signal.Type: GrantFiled: February 26, 2008Date of Patent: November 3, 2009Assignee: Freescale Semiconductor, IncInventor: Hiroyuki Kimura
-
Publication number: 20090267638Abstract: An apparatus, system and method for asynchronously reducing power in a power domain. In one embodiment, the method includes: (1) receiving a sleep command for the power domain, (2) receiving, upon receiving the sleep command, an affirmative retention status signal denoting that a retention area in the power domain has stored data, (3) receiving, upon receiving the sleep command, an affirmative isolation status signal that denotes that an isolation of the power domain has occurred and (4) providing a power domain off command to the power domain upon receiving at least the sleep command, the affirmative status retention signal and the affirmative status isolation signal. In another embodiment, multiple enable signals are employed to generate a “glitch-free” control for a power switch.Type: ApplicationFiled: April 28, 2008Publication date: October 29, 2009Applicant: Texas Instruments IncorporatedInventors: Bixia Li, Hugh Mair, Minh Chau, Alice Wang, Uming Ko
-
Publication number: 20090256607Abstract: In an integrated circuit device, a power circuit for maintaining asserted values on an input output pin of the device when a functional block of the device is placed in a sleep mode. The device includes a power circuit disposed along the periphery of the device, the power circuit configured to maintain power when the device is placed in a low-power mode. A plurality of input output blocks are included in the device and are for receiving external inputs for the integrated circuit device and for providing outputs from the integrated circuit device. The power circuit is coupled to provide power to at least one of the input output blocks to maintain state when the integrated circuit device is in the low-power mode.Type: ApplicationFiled: April 10, 2008Publication date: October 15, 2009Applicant: NVIDIA CORPORATIONInventors: Brian Smith, Ewa Kubalska
-
Patent number: 7602222Abstract: A power up circuit that having reduced power consumption during power saving modes, while maintaining an active flag signal indicating that the power supply voltage is satisfactory. This is achieved by turning off the power up circuit during the power saving mode, and using a status holding circuit to maintain the active flag signal in response to the power down signal. The status holding circuit is responsive to an internal node of the power up circuit for generating the active flag signal when the internal node has reached a predetermined level. The power down signal can be one or both a sleep mode signal and a deep power down signal. The status holding comprises an override circuit for maintaining the active flag signal in the power saving mode, and a restore circuit for rapidly resetting at least the internal node of the power up circuit upon exit of the power saving mode.Type: GrantFiled: September 30, 2005Date of Patent: October 13, 2009Assignee: Mosaid Technologies IncorporatedInventors: Hong Beom Pyeon, Peter Vlasenko
-
Patent number: 7602225Abstract: A power on reset circuit initializes at power on a digital integrated circuit, and includes a first power on reset signal generator powered by an external power supply voltage and generates a first power on reset signal. A reference voltage generator is powered by the external power supply voltage, and is enabled by the first power on reset signal for generating a stable compensating reference voltage. A voltage down converter circuit receives the reference voltage and is enabled by the first power on reset signal, and converts the external applied power supply voltage to a stable regulated internal supply voltage. A second power on reset signal generator circuit receives the regulated internal supply voltage, and is enabled by the first power on reset signal for generating a second power on reset signal for core parts of the digital integrated circuit for initializing them at power on.Type: GrantFiled: July 27, 2007Date of Patent: October 13, 2009Assignees: STMicroelectronics S.r.l., STMicroelectronics Asia Pacific Pte. Ltd., Hynix Semiconductor, Inc.Inventors: Donghyun Seo, Jacopo Mulatti, Taegyoung Kang
-
Patent number: 7600167Abstract: A flip-flop has a first latch and a second latch. The first latch has a first feedback circuit and a first selecting circuit which selects one of a first data input signal and an output signal of the first feedback circuit, based on the logic level of a first clock signal. The second latch has a second feedback circuit and a second selecting circuit which selects an output signal of the first latch and an output signal of the second feedback circuit based on the inverted logic level in case of the first latch. The first feedback circuit has a third selecting circuit which selects one of an output signal of the first latch and a second data input signal based on the logic level of a second clock signal, and outputs a signal selected by the third selecting circuit to the first selecting circuit.Type: GrantFiled: March 27, 2007Date of Patent: October 6, 2009Assignee: NEC CorporationInventor: Hiroaki Shoda
-
Patent number: 7589572Abstract: Apparatus, systems, and methods are disclosed that operate to trigger a reference voltage generator from a supply voltage detector, compare an output voltage level from the reference voltage generator with a supply voltage, and to generate an enable signal when the supply voltage is greater than the output voltage level. Additional apparatus, systems, and methods are disclosed.Type: GrantFiled: December 15, 2006Date of Patent: September 15, 2009Assignee: Atmel CorporationInventors: Massimiliano Frulio, Stefano Surico, Andrea Bettini, Monica Marziani
-
Patent number: 7589574Abstract: A system and method for power-on reset and under-voltage lockout schemes. The system includes a first transistor, which includes a first gate, a first terminal, and a second terminal, the second terminal being biased to a predetermined voltage. The system includes a second transistor, which include a second gate, a third terminal, and a fourth terminal, the third terminal being configured to receive an input voltage. The system includes a first resistor that is associated with a first resistance. The first resistor includes a fifth terminal and a sixth terminal, the fifth terminal being configured to receive the input voltage. The system includes a second resistor that is associated with a second resistance. The second resistor includes a seventh terminal and an eighth terminal, the seventh terminal being coupled to the sixth terminal. The system includes a first Zener diode that is associated with a first Zener voltage.Type: GrantFiled: October 10, 2007Date of Patent: September 15, 2009Assignee: On-Bright Electronics (Shanghai) Co., Ltd.Inventors: Zhen Zhu, Jun Ye, Zhiliang Chen, Lieyi Fang
-
Patent number: 7586346Abstract: A power good signal generating circuit includes a first resistor and a capacitor, a system power is grounded via the first transistor and the capacitor in sequence; a first transistor, the base of the first transistor is for receiving a PS_ON signal from the motherboard, the collector of the first transistor is connected to a node between the first transistor and the capacitor; a second transistor, the gate of the second transistor is connected to the collector of the first transistor, the drain of the second transistor is connected to a standby power; and a third transistor, the base of the third transistor is connected to the drain of the second transistor, the collector of the third transistor is connected to the system power, for outputting a PWR_GOOD signal.Type: GrantFiled: December 12, 2007Date of Patent: September 8, 2009Assignees: Hong Fu Jin Precision Industry (ShenZhen) Co., Ltd., Hon Hai Precision Industry Co., Ltd.Inventor: Jin-Liang Xiong
-
Patent number: 7586350Abstract: Provided is a semiconductor memory device and a driving method for initializing an internal logic circuit within the semiconductor memory device under a stable state of a source voltage without an extra reset pin. The semiconductor memory device includes a power-up signal generating unit for generating a power-up signal; an internal reset signal generating unit for generating an internal reset signal in response to a pad signal inputted from an arbitrary external pin during a test mode; an internal logic initializing signal generating unit for generating an internal logic initializing signal based on the power-up signal and the internal reset signal; and an internal logic unit initialized in response to the internal logic initializing signal.Type: GrantFiled: June 30, 2006Date of Patent: September 8, 2009Assignee: Hynix Semiconductor Inc.Inventors: Jin-Il Chung, Chang-Ho Do
-
Patent number: 7576575Abstract: A reset signal generator includes an output unit, a trip signal generator, an inverter unit, and a variation reducing unit. The output unit generates a reset signal from a pre-reset signal, and the reset signal follows a supply voltage signal before transitioning to a ground level when the supply voltage signal reaches a tripping voltage. The variation reducing unit is coupled to the inverter unit for reducing a range of the tripping voltage with temperature variations.Type: GrantFiled: August 29, 2006Date of Patent: August 18, 2009Assignee: Samsung Electronics Co., Ltd.Inventors: Myung-Gyoo Won, Kyu-Chan Lee
-
Patent number: 7573306Abstract: A semiconductor memory device includes a n-channel type MOSFET in which a drain and a gate are connected to an external power supply and a source and a back gate are connected each other. A node is connected to the source and the back gate of the n-channel type MOSFET, and a detector for detecting an input of the external power supply based on a potential of the node.Type: GrantFiled: January 29, 2007Date of Patent: August 11, 2009Assignee: Kabushiki Kaisha ToshibaInventors: Noriyasu Kumazaki, Keiji Maruyama
-
Patent number: 7570090Abstract: A power-on reset circuit includes a first PNP transistor having an emitter, a base, and a collector coupled to ground; a second PNP transistor having an emitter coupled to the base of the first transistor, and a base and collector coupled to ground; a third PNP transistor having an emitter, a base coupled to the base of the first transistor, and a collector coupled to ground; a first resistor coupled between VDD and an internal node; a second resistor coupled between VDD and the emitter of the first transistor; a third resistor coupled between the internal node and the emitter of the third transistor; and a comparator having a first input coupled to the internal node and a second input coupled to the emitter of the first transistor for generating a power-on reset signal.Type: GrantFiled: October 30, 2007Date of Patent: August 4, 2009Assignee: Ramtron International CorporationInventor: Xiao Hong Du
-
Patent number: 7570508Abstract: A method and apparatus for reducing soft errors in which the method includes: assigning a plurality of nodes within a storage circuit to a predetermined state; evaluating a plurality of signals coupled to the storage circuit, where evaluating the plurality of signals enables a first node to change from its predetermined state; and actively maintaining a second node in its predetermined state, where actively maintaining the predetermined state reduces the storage circuit's susceptibility to soft errors.Type: GrantFiled: December 22, 2003Date of Patent: August 4, 2009Assignee: Hewlett-Packard Development Company, L.P.Inventors: Norbert R. Seifert, Xiaowei Zhu
-
Patent number: 7567098Abstract: A device can include one or more circuits that are configured to be powered by a supply voltage having a specified minimum operating value and a specified nominal operating value; and a reset circuit having a first voltage threshold and a second voltage threshold, the first voltage threshold having a value between the specified minimum operating value and the specified nominal operating value, the second voltage threshold having a value that is less than the specified minimum operating voltage. The reset circuit can be configured to a) reset the one or more circuits when the device is functioning in a first mode and the supply voltage drops below the first threshold and b) reset the one or more of circuits when the device is functioning in a second mode and the supply voltage drops below the second threshold.Type: GrantFiled: August 31, 2006Date of Patent: July 28, 2009Assignee: ATMEL CorporationInventors: Louis Frew, Stuart Kincaid
-
Patent number: 7564279Abstract: One or more embodiments of the present disclosure provide methods, devices, and systems for operating power on reset (POR) circuitry. One method embodiment includes providing a voltage to a POR circuit of the system, detecting when the voltage reaches a number of different trip levels, maintaining a count of the number of times an output signal of the POR circuit trips in response to a detected reaching of one of the number of different trip levels, and adjusting the trip level to be detected based at least partially on the count.Type: GrantFiled: October 18, 2007Date of Patent: July 21, 2009Assignee: Micron Technology, Inc.Inventors: Qiang Tang, Ramin Ghodsi, Theodore T. Pekny
-
Publication number: 20090167378Abstract: Provided are a method and system for providing a power-on reset pulse. The system includes a level detector configured to receive an input signal and produce, at least indirectly, a reset signal when the input signal reaches a predetermined level. The system also includes a counter having counting characteristics and configured to receive the reset signal and a clock signal. The counter produces a delayed signal in accordance with the counting characteristics, the clock signal, and the received reset signal.Type: ApplicationFiled: March 9, 2009Publication date: July 2, 2009Inventor: Alireza Zolfaghari
-
Patent number: 7550992Abstract: The disclosure relates to a logic cell for an integrated circuit, including two redundant outputs, a first output equipped with an output transistor of type P and a second output equipped with an output transistor of type N. Such a cell includes isolation element connecting the first and second outputs and forming an isolation resistance.Type: GrantFiled: August 18, 2006Date of Patent: June 23, 2009Assignee: Atmel Nantes SAInventors: Michel Briet, Arnaud Verdant
-
Publication number: 20090153210Abstract: An integrated circuit is provided with a power domain PD0, PD1, PD2, PD3 which can be selectively powered-up or powered-down. An output circuitry 8 serving to buffer a signal 12 generated by the core circuitry 10 within such a power domain has its own output power supply voltage IOVdd. An adaptive voltage sensing circuit 24 senses when the core power supply voltage to the core circuitry 10 falls below a threshold level and generates a voltage-low signal. If output signal retention has been preselected to be active for the output signal concerned, then the output circuitry 8 responds to the voltage-low signal by maintaining the output signal state (output signal driven low, output signal driven high or output signal in a high impedance drive state). The retention mode is preselected by a on-shot pulse with its value stored within a mode latch 24 indicating whether or not retention is required.Type: ApplicationFiled: December 13, 2007Publication date: June 18, 2009Applicant: ARM LimitedInventors: Bingda Brandon Wang, George Shing, Puneet Sawhney
-
Publication number: 20090153211Abstract: In an integrated circuit device, a circuit for maintaining asserted values on an input output pin of the device when a functional block of the device is placed in a sleep mode. The circuit includes an interface for coupling a functional block of a processor to an input and output pin and an output storage element coupled to the interface for storing a current value of the input output pin. The circuit further includes a sleep mode enable for controlling the output storage element to store the current value of the input output pin prior to the functional block being entering a sleep mode and cause the current value of the input output pin to remain asserted after the functional block is in sleep mode. The sleep mode enable is also to deactivate the storage element when the sleep mode is exited.Type: ApplicationFiled: December 17, 2007Publication date: June 18, 2009Inventors: Neil Hendin, Zahid Najam, Stephane Le Provost, Brian Smith
-
Patent number: 7545186Abstract: A reset circuit includes a power supply detection circuit, a power-down detection circuit, and an output circuit. The power supply detection circuit outputs a first signal when a first voltage according to a power supply voltage is higher than a first threshold and outputting a second signal when the first voltage is lower than the first threshold during power-on and power-down. The power-down detection circuit outputs a third signal when a second voltage according to the power supply voltage becomes lower than a second threshold after the second signal is outputted during power-down. The output circuit outputs a power-on reset signal which changes from low to high when the first signal is outputted during power-on and outputs a power-down reset signal which changes from low to high when the third signal is outputted during power-down.Type: GrantFiled: November 29, 2004Date of Patent: June 9, 2009Assignee: Fujitsu Microelectroncis LimitedInventors: Hideaki Suzuki, Hirokazu Yamazaki
-
Patent number: 7545192Abstract: A clock stop detector for a memory comprises a first switch that closes in response to a first logic level of a clock signal to charge a capacitor, a second switch that closes in response to a second logic level of the clock signal to discharge the capacitor, and a logic circuit that outputs a control signal based on an inverted clock signal and a charge on the capacitor.Type: GrantFiled: August 16, 2006Date of Patent: June 9, 2009Assignee: Infineon Technologies AGInventor: Jungwon Suh
-
Publication number: 20090121754Abstract: An integrated circuit provides a power on reset signal with respect to a supply voltage level supplying the electronic device. The integrated circuit comprises a bias current generating stage having a first current mirror and an output stage having first, second and third series connected MOS transistors. A connection between the second MOS transistor and the third MOS transistor forms a POR output node. A gate of the second MOS transistor and a gate of the third MOS transistor are coupled to each other and to the first current mirror. This allows a current through the third MOS transistor when the supply voltage is higher than a first MOS transistor threshold and a current through the second MOS transistor only when the supply voltage is greater than or equal to the sum of the first MOS transistor threshold and a second MOS transistor threshold voltage.Type: ApplicationFiled: October 8, 2008Publication date: May 14, 2009Inventors: Santiago Iriarte Garcia, Johannes Gerber, Bernhard Wolfgang Ruck
-
Publication number: 20090115481Abstract: The pulse generation circuit generates a first pulse signal and a complementary second pulse signal. The first and second pulse signals are activated simultaneously in a normal mode and activated selectively in response to a test input signal in a test mode. A multiplexing input circuit selects and outputs one of a data input signal and a test input signal as a latch input signal in response to the first pulse signal and the second pulse signal. The latch input signal corresponds to the data input signal in the normal mode and corresponds to the test input signal in the test mode. The latching circuit latches the latch input signal to generate data output signal. The length of data transfer path is reduced, and DtoQ delay can be decreased.Type: ApplicationFiled: October 22, 2008Publication date: May 7, 2009Inventor: Min-Su Kim
-
Patent number: 7525353Abstract: A brown out detector includes a first resistive element connected to a first voltage and a first node. A capacitor is connected to the first node and a second voltage. The detector also includes a second transistor and a third transistor. The second transistor has a drain connected to a second node, a source connected to the first node, and a gate connected to the first voltage. The third transistor has a source connected to the second voltage and the capacitor, a drain connected to the second node, and a gate connected to the first voltage. The detector also includes a latch having an input connected to the second node and a detector output, which generates a reset signal when the first voltage is less than a detection threshold voltage.Type: GrantFiled: September 14, 2007Date of Patent: April 28, 2009Assignee: Freescale Semiconductor, Inc.Inventors: Sanjay Kumar Wadhwa, Siddhartha G.K.
-
Publication number: 20090102522Abstract: One or more embodiments of the present disclosure provide methods, devices, and systems for operating power on reset (POR) circuitry. One method embodiment includes providing a voltage to a POR circuit of the system, detecting when the voltage reaches a number of different trip levels, maintaining a count of the number of times an output signal of the POR circuit trips in response to a detected reaching of one of the number of different trip levels, and adjusting the trip level to be detected based at least partially on the count.Type: ApplicationFiled: October 18, 2007Publication date: April 23, 2009Applicant: MICRON TECHNOLOGY, INC.Inventors: Qiang Tang, Ramin Ghodsi, Theodore T. Pekny
-
Patent number: 7518419Abstract: A power-on reset circuit includes a trigger circuit that indicates when a power supply has been turned on, and when the supply has reached a voltage level that is sufficient for normal chip operation. For chips that contain a crystal oscillator, the power-on reset circuit also includes logic that determines the duration of the crystal warm-up delay.Type: GrantFiled: December 15, 2006Date of Patent: April 14, 2009Assignee: National Semiconductor CorporationInventor: Ronald Pasqualini
-
Patent number: 7514992Abstract: A multi-function circuit has as single input/control pin, to which respectively different values of a control input may be applied. A multi-function signal generation section is coupled to the single input/control pin and is operative to controllably generate a plurality of respectively different functional outputs, including a decoded address bit-representative output, a soft-start oscillator signal output, and a reset output, in response to application of respectively different values of the control input.Type: GrantFiled: February 21, 2006Date of Patent: April 7, 2009Assignee: Intersil Americas Inc.Inventors: Noel B. Dequina, Robert Haynes Isham
-
Patent number: 7504870Abstract: A power-on reset circuit. The power-on reset circuit includes a switch, a current source coupled between a first potential and a switch first contact; a resistive device having a resistive-device first contact coupled to the first potential; a first module coupled between a second potential and a switch second contact; a second module coupled between the second potential and resistive-device second contact; and an inverter having an inverter input coupled to the resistive-device second contact. Current through the second module mirrors current through the first module. If a first mirrored potential of the second potential present on a switch control contact is greater than a preselected value, the switch first contact is coupled to the switch second contact. Otherwise, the switch first contact is decoupled from the switch second contact.Type: GrantFiled: April 4, 2007Date of Patent: March 17, 2009Assignee: STMicroelectronics, Inc.Inventors: David McClure, Robert Mikyska
-
Patent number: 7501864Abstract: Provided are a method and system for providing a power-on reset pulse. The system includes a level detector configured to receive an input signal and produce, at least indirectly, a reset signal when the input signal reaches a predetermined level. The system also includes a counter having counting characteristics and configured to receive the reset signal and a clock signal. The counter produces a delayed signal in accordance with the counting characteristics, the clock signal, and the received reset signal.Type: GrantFiled: August 7, 2007Date of Patent: March 10, 2009Assignee: Broadcom CorporationInventor: Alireza Zolfaghari
-
Patent number: 7498855Abstract: A power-ON-clear circuit has a reset period when the power supply stops temporarily (or instantaneously) and then that power supply is restored. The power-ON-clear circuit 30 of a semiconductor integrated circuit 200 comprises: a capacitor C31 of which one end is connected to the external power-supply voltage Vcc1; an N-channel MOS transistor Q31 of which the drain is connected to the other end of the capacitor C31, the source is connected to the ground potential, and the gate is connected to the external power-supply voltage by way of a resistor R31; and an inverter INV31 that is connected to the connecting point between the capacitor C31 and MOS transistor Q31 in a stage connection, and is connected to the power supply between the internal power-supply voltage Vcc2 and the ground potential.Type: GrantFiled: August 1, 2005Date of Patent: March 3, 2009Assignee: NEC Electronics CorporationInventor: Hiroyuki Kitajima
-
Patent number: 7486123Abstract: A method and latch circuits are provided for implementing enhanced noise immunity performance. Each latch circuit includes an L1 latch and an L2 latch coupled to the L1 latch. Data is first latched in the L1 latch during a first half clock cycle and then latched in the L2 latch during a second half clock cycle. A path opposite a latched data state is gated off in both the L1 latch and the L2 latch, where a path to a voltage supply rail is gated off with a latched low data state and a path to ground is gated off with a latched high data state.Type: GrantFiled: January 10, 2008Date of Patent: February 3, 2009Assignee: International Business Machines CorporationInventors: David Jia Chen, Eugene James Nosowicz
-
Patent number: 7482847Abstract: The invention provides a power-on reset circuit capable of outputting a reset signal again and reducing an influence exerted upon the reset signal caused by the variation in a manufacturing process when a power supply potential lowers. The power-on reset circuit comprises (a) a first transistor circuit comprising first transistors connected between first and second potentials and to which a first current flows depending on a voltage between these potentials, (b) a second transistor circuit comprising second transistors having an on resistance which is smaller than that of the first transistors and a resistor serially connected to the second transistors, said second transistors and the resistor being connected between the first and second potentials, to which a second current flows depending on a voltage between these potentials, and (c) an output circuit for outputting a reset signal when the first current is greater than the second current upon comparison between the first and second currents.Type: GrantFiled: March 26, 2003Date of Patent: January 27, 2009Assignee: Oki Electric Industry Co., Ltd.Inventor: Koji Suzuki
-
Publication number: 20090021289Abstract: An integrated circuit that includes at least one tunneling device voltage detection circuit for generating a trigger flag signal. The tunneling device voltage detection circuit includes first and second voltage dividers receiving a supply voltage and having corresponding respective first and second internal node output voltages. The first and second voltage dividers are configured so the first output voltage is linear relative to the supply voltage and so that the second output voltage is nonlinear relative to the supply voltage. As the supply voltage ramps up, the profiles of the first and second output voltage cross at a particular voltage. An operational amplifier circuit senses when the first and second output voltages become equal and, in response thereto, outputs a trigger signal that indicates that the supply voltage has reached a certain level.Type: ApplicationFiled: September 30, 2008Publication date: January 22, 2009Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Wagdi W. Abadeer, Jeffrey S. Brown, Albert M. Chu, John A. Fifield