Using Hysteresis (e.g., Schmitt Trigger, Etc.) Patents (Class 327/205)
-
Publication number: 20140002162Abstract: An apparatus includes a microcontroller unit (MCU). The MCU includes a buffer and an analog comparator that are coupled to an input of the MCU. The MCU is adapted to selectively determine a logic value of a digital signal applied to the input of the MCU from an output signal of the buffer or from an output signal of the analog comparator.Type: ApplicationFiled: March 14, 2013Publication date: January 2, 2014Applicant: SILICON LABORATORIES INC.Inventor: Alan Westwick
-
Patent number: 8570072Abstract: A comparator circuit for providing hysteresis comprises first and second differentially coupled transistors. The first of the differentially coupled transistors provides drain current to first and second load transistors. The second of the differentially coupled transistors provides drain current to third and fourth load transistors. In one example embodiment, the drain of the first of the differentially coupled transistors also drives the gate of the first and third load transistors, while the drain of the second of the differentially coupled transistors drives the gate of the second and fourth transistors.Type: GrantFiled: November 2, 2010Date of Patent: October 29, 2013Assignee: Marvell International Ltd.Inventors: David Gozali, Hong Liang Zhang
-
Patent number: 8564350Abstract: A hysteresis device produces an output signal in accordance with hysteresis characteristics that changes at a plurality of thresholds with respect to an input signal. The hysteresis apparatus includes an input signal adjusting section that outputs an adjustment signal in which an offset level corresponding to each of the plurality of thresholds is added to the input signal, a comparator that outputs a first signal based on the adjustment signal, the first signal being binarized, and a determining section that controls the input signal adjusting section to switch the offset level for each of the plurality of thresholds, that acquires the first signal for each switching of the offset level, and that produces a present output signal based on a previous output signal and the first signal corresponding to the threshold relating to a range to which the input signal is belonged.Type: GrantFiled: October 18, 2011Date of Patent: October 22, 2013Assignee: Yamaha CorporationInventor: Yasuo Wakamori
-
Patent number: 8552766Abstract: A threshold comparator with hysteresis includes a comparator circuit, having a first input, for receiving an input voltage, a second input, and an output, which supplies an output voltage having a first value and a second value. A current generator, controlled by the output voltage, supplies a current to the first input in the presence selectively of one between the first value and second value of the output voltage. A selector circuit connects the second input of the comparator circuit to a first reference voltage source, which supplies a first reference voltage, in response to first edges of the output voltage, and to a second reference voltage source, which supplies a second reference voltage, in response to second edges of the output voltage, opposite to the first edges.Type: GrantFiled: December 2, 2010Date of Patent: October 8, 2013Assignee: STMicroelectronics S.r.l.Inventor: Rosario Stracquadaini
-
Publication number: 20130222032Abstract: An adaptive clock signal generator with noise immunity capability is disclosed, including a gain amplifier for processing an analog oscillation signal to generate an amplified signal; an adjustable Schmitt trigger, coupled with the gain amplifier, for generating a triggered signal according to the amplified signal; an output buffer, coupled with the adjustable Schmitt trigger, for generating a clock signal according to the triggered signal; and a noise detector coupled with the adjustable Schmitt trigger. The noise detector detects noise components of an input signal and enlarges the hysteresis window of the adjustable Schmitt trigger as the level of detected noise increases.Type: ApplicationFiled: December 27, 2012Publication date: August 29, 2013Applicant: ALCHIP TECHNOLOGIES, LTD.Inventor: Alchip Technologies, Ltd.
-
Patent number: 8502584Abstract: One aspect of the present invention is directed to a circuit that includes an amplifier circuit disposed between an isolation link and a Schmitt trigger circuit to amplify a differential signal communicated over the isolation link and supply the amplified signal to the Schmitt trigger circuit. In turn, the Schmitt trigger circuit is coupled to the amplifier circuit to receive the differential signal and to supply a differential output signal corresponding to the differential signal communicated over the isolation link.Type: GrantFiled: March 30, 2012Date of Patent: August 6, 2013Assignee: Silicon Laboratories IncInventors: Zhiwei Dong, Jing Li, Michael L. Duffy, Michael Mills
-
Patent number: 8487660Abstract: A temperature stable comparator circuit, comprised of: a branch C having a first end, a second end, a first type-1 device and first type-2 device, wherein the first type-1 device and the first type-2 device are connected to a node O; a branch B having a first end, a second end, a second type-1 device, a second type-2 device, and a resistor; and a branch A having a first end, a second end, a third type-2 device and a current-control device; wherein the first ends of the branch A, branch B, and branch C are commonly connected, and the second ends of the branch B and branch C are commonly connected.Type: GrantFiled: October 19, 2011Date of Patent: July 16, 2013Assignee: Aptus Power SemiconductorInventor: Brian Harold Floyd
-
Patent number: 8482329Abstract: A high voltage input receiver with hysteresis using low voltage transistors is disclosed. In one embodiment, an input receiver circuit includes a hysteresis comparator circuit, based on a plurality of low voltage transistors, for generating a first output voltage by comparing an external voltage and a reference voltage and a stress protection circuit for preventing the plurality of low voltage transistors of the hysteresis comparator circuit from exceeding their reliability limits. In addition, the reference voltage is used to set a positive trip point and a negative trip point. Moreover, the input receiver circuit includes a source follower circuit for transferring the first output voltage to an output node of the source follower circuit from a voltage level of a VDDIO to a voltage level of a VDD.Type: GrantFiled: August 8, 2008Date of Patent: July 9, 2013Assignee: LSI CorporationInventors: Vani Deshpande, Anuroop Iyengar, Pramod Elamannu Parameswaran, Pankaj Kumar
-
Patent number: 8476948Abstract: A Schmitt trigger circuit includes a first inverter having an input coupled to an input terminal; a second inverter having an input coupled to the input terminal; a first transistor having a source coupled to VDD, a drain coupled to an output of the first inverter, and a gate coupled to an output terminal; a second transistor having a source coupled to ground, a drain coupled to an output of the second inverter, and a gate coupled to the output terminal; a third transistor having a source coupled to VDD, a drain coupled to the output terminal, and a gate coupled to the output of the first inverter; and a fourth transistor having a source coupled to ground, a drain coupled to the output terminal, and a gate coupled to the output of the second inverter.Type: GrantFiled: November 6, 2009Date of Patent: July 2, 2013Assignee: STMicroelectronics International N.V.Inventor: Rajeev Jain
-
Publication number: 20130154709Abstract: The present disclosure provides an output control circuit including a signal feedback circuit and an enable control circuit, wherein the signal feedback circuit is configured to compare an output voltage with a set output voltage threshold and to output a disable signal to an enable control circuit when the output voltage arrives at the set output voltage threshold, and wherein the enable control circuit is configured to stop an operation of a translation circuit, upon reception of the disable signal from the signal feedback circuit.Type: ApplicationFiled: November 21, 2012Publication date: June 20, 2013Applicant: Fairchild Semiconductor CorporationInventor: Lei Huang
-
Patent number: 8451032Abstract: High voltage isolation capabilities are provided using a first integrated circuit die that includes an inverting circuit path and a non-inverting circuit path coupled to receive a single-ended signal and to generate a differential signal from the single-ended signal for transmission over an isolation link. A second integrated circuit die includes a differential Schmitt trigger circuit coupled to the differential signal communicated over the isolation link and to supply at least one output signal corresponding thereto. An isolation barrier is disposed between the inverting and non-inverting circuit paths and the differential Schmitt trigger circuit and includes at least two isolation capacitors coupled to respectively transmit each portion of the differential signal.Type: GrantFiled: December 22, 2010Date of Patent: May 28, 2013Assignee: Silicon Laboratories Inc.Inventors: Zhiwei Dong, Ka Y. Leung
-
Patent number: 8446204Abstract: A high voltage tolerant single ended receiver circuit includes a voltage divider that is operative to divide in half single ended input signals that are greater than the threshold voltages of the voltage divider. A pass gate circuit is operative to receive single ended signals that are below the threshold voltages of the voltage divider. Output from the voltage divider is coupled to a first input of a modified Schmitt trigger circuit to control a high threshold level of the Schmitt trigger circuit. Output from the pass gate circuit is coupled to a second input of the modified Schmitt trigger circuit to control a low threshold level of the Schmitt trigger circuit.Type: GrantFiled: January 27, 2011Date of Patent: May 21, 2013Assignee: QUALCOMM IncorporatedInventors: Ankit Srivastava, Xuhao Huang, Xiaohong Quan
-
Publication number: 20130099841Abstract: A semiconductor device includes a first terminal for receiving a first signal; a second terminal for receiving a second signal having more restriction than the first signal with respect to a delay upon transmitting to an internal circuit; a first noise reduction circuit; and a second noise reduction circuit. The first noise reduction circuit includes a first Schmitt circuit for receiving the first signal from the first terminal; and an output signal adjusting unit for adjusting an output signal of the first Schmitt circuit when the output signal is maintained for a specific period of time after the output signal is varied. The second noise reduction circuit includes a second Schmitt circuit for receiving the second signal from the second terminal; and an input signal adjusting unit for adjusting the second signal input to the second Schmitt circuit according to a fluctuation of a power source voltage.Type: ApplicationFiled: October 17, 2012Publication date: April 25, 2013Applicant: LAPIS SEMICONDUCTOR CO., LTD.Inventor: LAPIS SEMICONDUCTOR CO., LTD.
-
Patent number: 8362808Abstract: A transmission input circuit of the present invention is provided with: a current detection resistor which receives an input of a line current flowing through a transmission line and generates a line current detection voltage; a constant current circuit which generates a predetermined reference current; a first switch which performs a switching operation at an empty timing where a transmission current is not flowing, to thereby allow the reference current to flow from the constant current circuit to the current detection resistor, and generate a reference voltage, in which a threshold voltage corresponding to the reference current is added to a load current detection voltage corresponding to the load current; a capacitor which is connected to the current detection resistor via the first switch; a second switch which performs a switching operation in synchronization with the first switch to thereby sample-hold the reference voltage generated by the current detection resistor in the capacitor; and a comparatorType: GrantFiled: October 2, 2009Date of Patent: January 29, 2013Assignee: Hochiki CorporationInventor: Mitsuhiro Kurimoto
-
Publication number: 20130021077Abstract: A circuit including an input configured to receive a clock signal. Detection circuitry may be configured to detect if the clock signal is present on the input. An output is configured to provide a control signal having a first level if the clock signal is present on the input and a second level if the clock signal is absent from the input.Type: ApplicationFiled: July 20, 2011Publication date: January 24, 2013Applicant: STMicroelectronics Pvt. Ltd.Inventor: Shiv Harit Mathur
-
Patent number: 8354878Abstract: An electronic integrated device may include a signal generation stage arranged to generate a first signal representative of an under voltage lockout logic signal. The signal generation stage may include a voltage divider block arranged to provide an internal reference voltage signal to a bandgap core group based upon a reference signal. The bandgap core group may generate the first signal based upon the internal reference voltage signal. The bandgap core group may further include a first generation module arranged to generate a output regulated reference voltage signal based upon the internal reference voltage signal, and a second generation module arranged to generate the first signal based upon the internal reference voltage signal and a driving signal obtained by a preliminary processing of the internal reference voltage signal by a bandgap core module included within the band gap core group.Type: GrantFiled: December 22, 2010Date of Patent: January 15, 2013Assignee: STMicroelectronics Design and Application S.R.O.Inventor: Sandor Petenyi
-
Patent number: 8344779Abstract: A comparator has a first input, a second input, an output, a control electrode of a first hysteresis transistor coupled to the output, and a control electrode of a second hysteresis transistor coupled to the output. A method for testing the comparator includes: reconfiguring the comparator to be an amplifier with unity gain feedback; providing an input voltage to the input; providing a first voltage to the first hysteresis transistor to provide a first offset voltage; measuring a first output voltage at the output; removing the first voltage from the first hysteresis transistor; providing the first voltage to the second hysteresis transistor; and measuring a second output voltage at the output.Type: GrantFiled: August 30, 2010Date of Patent: January 1, 2013Assignee: Freescale Semiconductor, Inc.Inventor: Eric W. Tisinger
-
Patent number: 8339173Abstract: An apparatus for providing programmable hysteresis control using an enable pin of a device is disclosed. An enable pin is configured to receive an input signal to enable and disable an associated device responsive to the input signal. A current sink is attached to the enable pin and is responsive to circuitry that disables the current sink responsive to application of the input signal at a first voltage level and enables the current sink responsive to application of the input signal at a second voltage level.Type: GrantFiled: March 9, 2011Date of Patent: December 25, 2012Assignee: Intersil Americas Inc.Inventors: Gustavo James Mehas, Chun Cheung, Brandon D. Day
-
Patent number: 8324950Abstract: There are provided a Schmitt trigger circuit that has hysteresis characteristics in which a release point and an operating point are determined based on a width of an inputted pulse.Type: GrantFiled: February 24, 2011Date of Patent: December 4, 2012Assignee: Samsung Electro-Mechanics Co., Ltd.Inventors: Sung Tae Kim, Sang Gyu Park, Kyung Uk Kim, Dong Ok Han, Seung Chul Pyo, Soo Woong Lee
-
Patent number: 8310279Abstract: Techniques for providing a comparator incorporating amplitude hysteresis. In an exemplary embodiment, a current offset stage is coupled to a comparator having a folded cascode architecture. The current offset stage offsets the current generated from an input stage to delay switching of the comparator output to implement amplitude hysteresis. In an exemplary embodiment, rail-to-rail input voltages may be accommodated by providing dual NMOS and PMOS input stages. In another exemplary embodiment, the amplitude hysteresis may be controlled by an adjustable threshold voltage. In yet another exemplary embodiment, a constant transconductance gm bias circuit may be provided to maintain the stability of the threshold voltage across input common-mode voltage and/or other variations.Type: GrantFiled: May 18, 2009Date of Patent: November 13, 2012Assignee: QUALCOMM, IncorporatedInventor: Douglas Sudjian
-
Patent number: 8274303Abstract: A Schmitt trigger circuit having a test circuit and method for testing are provided. The Schmitt trigger test circuit includes switches for reconfiguring the Schmitt trigger for testing by shorting the input and output terminals of an inverter and by opening a feedback path to allow the application of test voltages to the gates of feedback transistors coupled to the inverter. The method includes: directly connecting an input terminal of the inverter to an output terminal of the inverter; providing a first power supply voltage to the feedback transistors coupled to the inverter; measuring a first voltage at the input terminal; removing the first power supply voltage from the feedback transistors; providing a second power supply voltage to the feedback transistors. The test circuit and method reduce the test time by eliminating the need to ramp an input voltage while monitoring the output.Type: GrantFiled: August 30, 2010Date of Patent: September 25, 2012Assignee: Freescale Semiconductor, Inc.Inventors: Mitchell A. Belser, Eric W. Tisinger
-
Patent number: 8242810Abstract: An improved fast settling bit slicing comparator circuit includes a comparator having a non-inverting and inverting input; the non-inverting input receiving an input signal; a filter circuit for receiving the input signal and being connected with the inverting input of the comparator; a positive feedback circuit interconnected between the output of the comparator and the non-inverting input of the comparator for introducing a predetermined hysteresis offset; the filter circuit including a filter resistance and filter capacitance having a reduced time constant sufficient to compensate for at least a portion of the hysteresis offset. Additionally, the positive feedback circuit may be interconnected with the inverting input of the comparator through the filter circuit for gradually reducing the effect of the hysteresis offset by reducing the differential voltage between the inverting and non-inverting inputs.Type: GrantFiled: October 22, 2009Date of Patent: August 14, 2012Assignee: LoJack Operating Company, LPInventors: Orest Fedan, Stephen Bourque
-
Publication number: 20120161841Abstract: High voltage isolation capabilities are provided using a first integrated circuit die that includes an inverting circuit path and a non-inverting circuit path coupled to receive a single-ended signal and to generate a differential signal from the single-ended signal for transmission over an isolation link. A second integrated circuit die includes a differential Schmitt trigger circuit coupled to the differential signal communicated over the isolation link and to supply at least one output signal corresponding thereto. An isolation barrier is disposed between the inverting and non-inverting circuit paths and the differential Schmitt trigger circuit and includes at least two isolation capacitors coupled to respectively transmit each portion of the differential signal.Type: ApplicationFiled: December 22, 2010Publication date: June 28, 2012Inventors: Zhiwei Dong, Ka Y. Leung
-
Patent number: 8203370Abstract: A Schmitt trigger comprises first and second circuitry. The first circuitry receives an input voltage and provides an output voltage at either a logical “low” or a logical “high” voltage level responsive to the input voltage and a first bias voltage. The second circuitry connects to the first circuitry to generate a second bias current for generating the output voltage. The second bias current is larger than the first bias current. The Schmitt trigger operates in a low power mode of operation using only the first bias voltage to maintain the logical “low” voltage level or the logical “high” voltage level at a substantially constant level. In a high power mode of operation the Schmitt trigger uses the second bias voltage during transition periods between the logical “low” voltage level and the logical “high” voltage level.Type: GrantFiled: June 30, 2009Date of Patent: June 19, 2012Assignee: Silicon Laboratories Inc.Inventors: Shouli Yan, Zhiwei Dong, Axel Thomsen
-
Patent number: 8198920Abstract: A low current comparator with programmable hysteresis is disclosed that uses a ratio of latch intrinsic (internal) latch capacitance and capacitance of a sample capacitor to adjust hysteresis. In some implementations, the comparator includes a switch capacitor sampling stage coupled to a dynamic latch output stage. Depending on an output state (0 or 1) of the comparator, hysteresis is generated by adding or subtracting a first charge stored in the latch intrinsic capacitance to or from a second charge stored in the sampling capacitor. The ratio of latch intrinsic capacitance and the capacitance of the sampling capacitor can be adjusted to trim hysteresis value. The hysteresis function does not require additional capacitors or additional logic.Type: GrantFiled: March 23, 2009Date of Patent: June 12, 2012Assignee: Atmel CorporationInventor: Joel Chatal
-
Publication number: 20120074999Abstract: There are provided a Schmitt trigger circuit that has hysteresis characteristics in which a release point and an operating point are determined based on a width of an inputted pulse.Type: ApplicationFiled: February 24, 2011Publication date: March 29, 2012Applicant: SAMSUNG ELECTRO-MECHANICS CO., LTD.Inventors: Sung Tae KIM, Sang Gyu PARK, Kyung Uk KIM, Dong Ok HAN, Seung Chul PYO, Soo Woong LEE
-
Publication number: 20120068750Abstract: Switching circuits, latches and methods are provided, such as those that may respond to an input signal that transitions from a first binary level to a second binary level. One such switching circuit may have a metastable state that is closer to a first voltage corresponding to the first binary level than it is to a second voltage corresponding to the second binary level. In other embodiments, the metastable state may be dynamically adjustable so that it is at one voltage before the circuit switches and at a different voltage after the circuit switches. As a result, the switching circuit may respond relatively quickly to the input signal transitioning from the first binary level to the second binary level.Type: ApplicationFiled: September 21, 2010Publication date: March 22, 2012Applicant: Micron Technology, Inc.Inventor: John McCoy
-
Patent number: 8120405Abstract: A method and apparatus for an output buffer with dynamic impedance control have been disclosed.Type: GrantFiled: May 19, 2006Date of Patent: February 21, 2012Assignee: Integrated Device Technology, Inc.Inventors: Duncan McRae, Russell Hayter
-
Publication number: 20120032720Abstract: A device that includes a dual edge triggered flip-flop that has state retention capabilities, the dual edge triggered flip-flop includes: a retention latch that includes a first inverter, a second inverter and a first transfer gate; wherein the first and second inverters receive power during a power gating period; a second latch that includes a third inverter, a fourth inverter and a second transfer gate; wherein the third and fourth inverters are powered down during a power gating period; a third transfer gate that is coupled between input nodes of the retention latch and the second latch; wherein the third transfer gate is opened during the power gating period; wherein the first transfer gate is controlled by a control signal and the second transfer gate is controlled by an inverted control signal; wherein the retention latch stores, at the end of the power gating period a retention value; wherein the retention value is selected, in response to a value of the control signal when the power gating period starType: ApplicationFiled: May 14, 2009Publication date: February 9, 2012Applicant: Freescale Semiconductor, Imc.Inventor: SERGEY SOFER
-
Patent number: 8035426Abstract: This application discloses a device that has a power-on reset generator. The power-on reset generator can include a power-on detector that receives an input electrical signal and outputs a digital signal that has predetermined value when the voltage of the input electrical signal exceeds a threshold voltage. The power-on detector can include multiple voltage-shaping elements arranged in series. Each voltage-shaping element can have a P-channel transistor and an N-channel transistor that differs in strength with respect to the P-channel transistor. The power-on detector can also include a switch that locks the digital signal at the predetermined value when the voltage of the input electrical signal exceeds the voltage threshold. In addition to the power-on detector, the power-on reset generator can include a digital delay that receives both the digital signal and a clock signal.Type: GrantFiled: September 8, 2008Date of Patent: October 11, 2011Assignee: Marvell Israel (M.I.S.L.) Ltd.Inventors: Reuven Ecker, Dan Lieberman
-
Publication number: 20110210776Abstract: The clock circuit of an integrated circuit operates with variations such as temperature, ground noise, and power noise. Various aspects of an improved clock integrated circuit address one or more of the variations in temperature, ground noise, and power noise.Type: ApplicationFiled: May 6, 2011Publication date: September 1, 2011Applicant: Macronix International Co., Ltd.Inventors: Chung-Kuang Chen, Chun-Hsiung Hung, Han-Sung Chen
-
Patent number: 7977991Abstract: To provide an adjacent channel interference detection apparatus having high detection sensitivity and suitable for LSI integration in a small circuit size. The adjacent channel interference detection apparatus (4) includes: two sign inversion detection units (13a and 13b) that respectively detect sign inversions of an I signal (101) and a Q signal (102); a rotation judgment unit (14) that detects a direction in which a signal point rotates on an IQ plane; a counter unit (15) that counts an output of the rotation judgment unit (14); and an adjacent channel interference detection unit (16) that detects an imbalance in the number of times the signal point rotates in each direction, from the count in the counter unit (15). Adjacent channel interference is detected by an imbalance between the number of times the signal point rotates clockwise and the number of times the signal point rotates counterclockwise on the IQ plane.Type: GrantFiled: June 11, 2007Date of Patent: July 12, 2011Assignee: Panasonic CorporationInventor: Kaoru Iwakuni
-
Publication number: 20110156787Abstract: An apparatus for providing programmable hysteresis control using an enable pin of a device is disclosed. An enable pin is configured to receive an input signal to enable and disable an associated device responsive to the input signal. A current sink is attached to the enable pin and is responsive to circuitry that disables the current sink responsive to application of the input signal at a first voltage level and enables the current sink responsive to application of the input signal at a second voltage level.Type: ApplicationFiled: March 9, 2011Publication date: June 30, 2011Applicant: INTERSIL AMERICAS INC.Inventors: Gustavo J. Mehas, Chun Cheung, Brandon D. Day
-
Patent number: 7969218Abstract: Example embodiments are directed to a receiver for reducing ISI of at least one data transmission channel and compensating for signal gain loss, and method thereof. A receiver may include a high pass filter and a Schmitt trigger controlled by a plurality of first control signals and a plurality of second control signals. The plurality of first control signals and the plurality of second control signals may be used to shift a first trigger voltage and a second trigger voltage of the Schmitt trigger. A method of reducing intersymbol interference and compensating for signal gain loss of a receiver connected to at least one data transmission channel is also provided.Type: GrantFiled: June 22, 2007Date of Patent: June 28, 2011Assignee: Samsung Electronics Co., Ltd.Inventor: Jae-wook Lee
-
Patent number: 7965119Abstract: A method and device for managing metastable signals. The device includes: a first latch and a second latch, a multiple switching point circuit, connected between an output node of the first latch and an input node of the second latch, wherein the multiple switching point circuit includes at least one pull up transistor and at least one pull down transistor that are selectively activated in response to a feedback signal provided from the second latch and in response to a an output signal of the first latch such as to define at least a low switching point that is lower than a high switching point of the multiple-switching point circuit; wherein a switching point of an inverter within the first latch is between the high and low switching points.Type: GrantFiled: June 20, 2006Date of Patent: June 21, 2011Assignee: Freescale Semiconductor, Inc.Inventors: Michael Priel, Dan Kuzmin, Amir Zaltzman
-
Patent number: 7944199Abstract: An embodiment of a voltage-measuring circuit includes: a first resistor connected to a first measurement node; a second resistor connected to the first resistor and a second measurement node; a configuration switch configured to, in response to a control signal, selectively interconnect the first and second resistors, during enable and disable phases of the control signal respectively, into and out of either a parallel or a series configuration; and a control and measurement circuit configured to provide the control signal, receive a first measurement voltage from the first and second measurement nodes during the enable phase, and receive a second measurement voltage from the first and second measurement nodes during the disable phase.Type: GrantFiled: March 5, 2009Date of Patent: May 17, 2011Assignee: Analog Devices, Inc.Inventor: John Wynne
-
Patent number: 7928787Abstract: An apparatus for providing programmable hysteresis control using an enable pin of a device is disclosed. An enable pin is configured to receive an input signal to enable and disable an associated device responsive to the input signal. A current sink is attached to the enable pin and is responsive to circuitry that disables the current sink responsive to application of the input signal at a first voltage level and enables the current sink responsive to application of the input signal at a second voltage level.Type: GrantFiled: August 13, 2004Date of Patent: April 19, 2011Assignee: Intersil Americas Inc.Inventors: Gustavo J. Mehas, Chun Cheung, Brandon D. Day
-
Patent number: 7902894Abstract: A hysteretic comparator is proposed for comparing input signals and producing an output signal VOT with a hysteresis window Vhys. The hysteretic comparator includes a differential input stage with current output (DICO) having input transistors with transconductance Gmtnx for converting the input signals, with an input stage transconductance Gmin, into intermediate signal currents. A steerable offset current generator, driven by a steering control signal, steers an offset current source IOS to alternative offset currents. A current-to-voltage summing converter (IVSC) sums up the intermediate signal currents and the offset currents and converts the result into VOT plus the steering control signal causing Vhys=IOS/Gmin. A feedback resistance RNF is connected to the input transistors to form a negative feedback loop. The RNF is sized such that GMin, hence Vhys, becomes essentially solely dependent upon the feedback conductance GNF=1/RNF independent of the Gmtnx thus its process and environmental variation.Type: GrantFiled: June 26, 2009Date of Patent: March 8, 2011Assignee: Alpha and Omega Semiconductor Inc.Inventor: Behzad Mohtashemi
-
Publication number: 20110043252Abstract: A self-timed implementation of single-stage and two-stage self-timed triggers with single-rail data input is provided. This is achieved by a circuit containing storage unit with element indicating transition termination, single-rail data input, control input, data output, and indication output, into which a conversion unit is added which converts single-rail data input and control input signals and has data input, control input, data output and control output. An additional feedback output allows for speeding-up transition of device, which is a source of the single-rail data input of the trigger.Type: ApplicationFiled: April 13, 2009Publication date: February 24, 2011Applicant: Institute of Informatics Problems of the Russian Academy of Sciences (IPI RAN)Inventors: Igor Anatolievich sokolov, Yury Afanasievich Stepchenkov, Yury Georgievich Dyachenko
-
Patent number: 7881414Abstract: A bit-rate discrimination circuit for determining which bit-rate an input signal has, a first bit-rate or a second bit-rate higher than the first bit-rate, is disclosed. The circuit is characterized by a frequency selection unit configured to filter out a signal having the second bit-rate, and allow at least a fraction of the low frequency component of a signal having the first bit-rate to pass through; a determination unit configured to determine whether the fraction of the low frequency component of the signal having the first bit-rate has passed through said frequency selection unit; a smoothing unit configured to smooth the output of said determination unit; and a level conversion unit configured to convert the output of said smoothing unit to a logic level. According to the above arrangements, the bit-rate of the input signal can be discriminated based on the low frequency component thereof.Type: GrantFiled: February 16, 2005Date of Patent: February 1, 2011Assignees: Nippon Telegraph and Telephone Corporation, NTT Electronics CorporationInventors: Shunji Kimura, Tomoaki Yoshida, Koji Kitahara, Hiroshi Takada
-
Patent number: 7868666Abstract: An embodiment of an input-buffer circuit may include an input stage with an inverter having an input operable to receive a signal to be translated. The input stage may include a limiting circuit coupled to the input stage for arresting quiescent current. Additional embodiments of an input-buffer circuit formed according to the subject matter disclosed herein may include feedback transistors suited to provide additional current to the input stage and a hysteresis circuit suited to provide hysteresis current to the input stage when an input signal has a high-frequency change rate.Type: GrantFiled: April 8, 2009Date of Patent: January 11, 2011Assignee: Fairchild Semiconductor CorporationInventors: Lei Huang, Weiming Sun
-
Patent number: 7868690Abstract: A comparator has a differential input stage, a current source coupled to the differential input stage for providing a tail current to one side of the differential input stage, and a differential load coupled to the differential pair and having at least one diode coupled load transistor per differential side. A load current through either one of the at least one diode coupled load transistor on either differential side is mirrored with a current mirror configuration to provide a current be fed to a respective node, each node being coupled to a respective variable biasing current source and a respective other side of the differential input stage, so as to provide a variable positive feedback to the differential input stage.Type: GrantFiled: August 27, 2008Date of Patent: January 11, 2011Assignee: Texas Instruments Deutschland GmbHInventor: Ruediger Ganz
-
Patent number: 7852130Abstract: Disclosed herein is a voltage detection circuit including: a voltage detection section; a first voltage determination section; and a second voltage determination section.Type: GrantFiled: April 15, 2009Date of Patent: December 14, 2010Assignee: Sony CorporationInventor: Hiroyasu Nakano
-
Patent number: 7787527Abstract: An analog comparator circuit with associated hysteresis logic operably disposed to provide a logic switching mechanism based upon an input voltage level includes a voltage comparator block operably disposed to receive a voltage input signal at a positive terminal of the voltage comparator block and a selected reference voltage at a negative terminal of the voltage comparator block and is operable to produce a logic output based upon a favorable comparison. The hysteresis logic block is operable to produce one of a plurality of reference voltage levels to the negative terminal of the voltage comparator block as the selected reference voltage based upon a two-level reference signal input and further based upon a detected transition in logic of an output produced by the voltage comparator block wherein the output is received by the hysteresis logic block in a feedback signal.Type: GrantFiled: October 7, 2005Date of Patent: August 31, 2010Assignee: Broadcom CorporationInventors: Michael S. Kappes, Arya Reza Behzad
-
Patent number: 7782126Abstract: A mechanism is provided for a one card to filter false signals due to a another card being hot-plugged. A discriminator circuit in the card receives a low-state signal via an input and, responsive to receiving the low-state signal, the discriminator circuit compares the low-state signal to a static signal. Responsive to the low-state signal being greater than the static signal, the discriminator circuit outputs a high-voltage signal. The high-voltage signal output by the discriminator circuit indicates that the low-state signal is a false low signal. Responsive to the low-state signal being less than or equal to the static signal, the discriminator circuit outputs a low-voltage signal. The low-voltage signal output by the discriminator circuit indicates that the low-state signal is a valid low signal.Type: GrantFiled: January 29, 2008Date of Patent: August 24, 2010Assignee: International Business Machines CorporationInventors: Brian James Cagno, Gregg Steven Lucas, Tohru Sumiyoshi
-
Patent number: 7764101Abstract: A Schmitt trigger includes A first PMOS transistors having the drains and sources thereof serially connected and coupled between a voltage source and an output end, and having gates thereof coupled to an input end; B first NMOS transistors having the drains and sources thereof serially connected and coupled between the output end and ground, and having gates thereof coupled to the input end; C second PMOS transistors, each being coupled between ground and a node between the drain and the source of the first PMOS transistors and having the gate thereof coupled to the output end; and D second NMOS transistors, each being coupled between the voltage source and a node between the drain and the source of the first NMOS transistors and having the gate thereof coupled to the output end. A is greater than 2 and C, and B is greater than 2 and D.Type: GrantFiled: January 22, 2009Date of Patent: July 27, 2010Assignee: Faraday Technology Corp.Inventors: Jeng-Huang Wu, Sheng-Hua Chen
-
Publication number: 20100117703Abstract: Techniques reduce the effects of power supply noise on a signal provided by a single-ended complementary metal-oxide semiconductor (i.e., CMOS) input buffer circuit capable of receiving an input signal having one of a variety of acceptable formats, while generating the signal to have substantially the same duty cycle as the input signal. The techniques include one or more of AC coupling, hysteresis, and voltage biasing applied to the input buffer circuit.Type: ApplicationFiled: November 13, 2008Publication date: May 13, 2010Inventors: Zhipeng Zhu, Axel Thomsen
-
Patent number: 7705648Abstract: A circuit for monitoring a PWM signal and providing an output indicating a condition of the PWM signal. The circuit also uses condition based hysteresis to maintain an output value at a previous state until the condition of the PWM signal has remained unchanged for a given duration. In addition, the circuitry may be used in conjunction with a switching regulator to reduce switching noise during high duty cycle operation.Type: GrantFiled: April 5, 2007Date of Patent: April 27, 2010Assignee: National Semiconductor CorporationInventor: Juan Paulo Fung
-
Patent number: 7692455Abstract: Embodiments of methods and apparatus for receiving data are disclosed. More particularly, methods of receiving a current mode signal, which can improve a signal to noise ratio (SNR) according to a change in a power supply voltage, and current mode comparators and semiconductor devices that use the methods are provided. A method of receiving a current mode signal includes receiving a reference current signal and a data current signal through a channel and generating a sensing voltage based on a difference between the reference current signal and the data current signal, varying a transconductance to reduce an input resistance of the current mode comparator in inverse proportion to an increase in a power supply voltage supplied to the current mode comparator, and converting the sensing voltage into a CMOS level output signal using the current mode comparator.Type: GrantFiled: November 9, 2007Date of Patent: April 6, 2010Assignee: Samsung Electronics Co., Ltd.Inventors: Yong-Weon Jeon, Jang-Jin Nam, Dong-Hoon Baek
-
Patent number: 7683687Abstract: In a hysteresis characteristic input circuit, first and second resistors are connected in parallel between a first power supply terminal and a connection point, and first and second MOS transistors are connected in parallel between the connection point and a second power supply terminal and are controlled by an input voltage. An inverter has an input connected to the connection point and an output adapted to generate an output voltage. A first switching element is connected in series to the second resistor, and a second switching element is connected in series to the second MOS transistor. The first and second switching elements are complementarily controlled by the output voltage.Type: GrantFiled: November 7, 2007Date of Patent: March 23, 2010Assignee: NEC Electronics CorporationInventors: Shinji Kawashima, Kazunori Doi