Lowpass Patents (Class 327/558)
-
Publication number: 20130234688Abstract: Provided are a low pass filter circuit having a small output voltage shift caused by a substrate leakage current at high temperature, and a voltage regulator using the low pass filter circuit, which has a small output voltage shift at high temperature. In a low pass filter circuit using a PMOS transistor as a resistive element, a back gate terminal of the PMOS transistor is set to have a higher voltage than a source of the PMOS transistor. Further, in a voltage regulator incorporating the low pass filter circuit to an output of a reference voltage circuit, the voltage of the back gate terminal of the PMOS transistor which is higher than that of the source thereof is generated by the reference voltage circuit.Type: ApplicationFiled: February 27, 2013Publication date: September 12, 2013Applicant: SEIKO INSTRUMENTS INC.Inventor: Kaoru SAKAGUCHI
-
Patent number: 8531237Abstract: A low-pass filter that filters an input signal input to a filter input terminal to output a filtered output signal to a filter output terminal includes a capacitor, a first field-effect transistor, a first resistor, and a first current source. The capacitor is connected between the filter output terminal and ground. The first field-effect transistor has a gate terminal, a first conduction terminal connected to the filter input terminal, and a second conduction terminal connected to the filter output terminal. The first resistor is connected between the gate and first conduction terminals of the first transistor. The first current source is connected to the first resistor to supply a first current to the first resistor. The first resistor generates a first voltage thereacross based on the supplied first current for electrically biasing the gate terminal of the first transistor.Type: GrantFiled: July 13, 2010Date of Patent: September 10, 2013Assignee: Ricoh Company, Ltd.Inventor: Katsuhiko Aisu
-
Patent number: 8514012Abstract: In one embodiment, a circuit-based apparatus that operates on an input data stream includes delay-line circuitry that characterizes the input data stream, modified over time. A plurality of integrators provide a plurality of integrated signals in response to the delay-line circuitry, and a plurality of weighting amplifiers amplify the plurality of integrated signals by a plurality of respective time-varying weighting factors to provide weighted signals. A signal-combining circuit combines the weighted signals. The circuit-based apparatus also includes a plurality of parallel signal-processing circuit paths that couple the weighted signals to the signal-combining circuit. By combining the weighted signals from the parallel signal-processing circuit paths, the signal-combining circuit provides a signal representative of the input data stream.Type: GrantFiled: May 11, 2012Date of Patent: August 20, 2013Assignee: NXP B.V.Inventors: Mike Hendrikus Splithof, Edwin Schapendonk
-
Publication number: 20130207718Abstract: A filter is provided. The filter receives an input signal and generates an output signal according to the input signal. The filter includes an input network, a high-pass network, and an operational circuit. The first input network provides a first normal path for the input signal to generate a first normal signal. The first high-pass network provides a first high-pass path for the input signal to generate a first high-pass signal. The operational circuit has first and second input terminals. The polarity of the second input terminal is inverse to that of the first input terminal. The operational circuit receives the first normal signal by the first input terminal and the first high-pass signal by the second input terminal such that a subtraction operation is performed on the first normal signal and the first high-pass filter to accomplish a low-pass filtering operation for generating the output signal.Type: ApplicationFiled: February 4, 2013Publication date: August 15, 2013Applicant: MEDIATEK INC.Inventor: MEDIATEK INC.
-
Patent number: 8502597Abstract: Techniques for low-pass filtering with high quality factor (Q). In an exemplary embodiment, an input current is coupled to the drain of a first transistor. The drain and the gate of the first transistor are coupled together by a resistor R1, and the drain is coupled to a reference voltage by a first capacitor C1. The gate is coupled to a reference voltage by a second capacitor C2. The gate is further coupled to the gate of a second transistor, and an output current is coupled to the drain of the second transistor. In another exemplary embodiment, further passive elements may be coupled to generate an odd-order low-pass transfer characteristic. Multiple filters may be cascaded in series to synthesize a filter having arbitrary order.Type: GrantFiled: October 21, 2009Date of Patent: August 6, 2013Assignee: QUALCOMM, IncorporatedInventors: Arezou Khatibi, Ara Bicakci, Rainer Gaethke
-
Publication number: 20130195291Abstract: The present invention relates to a DC bias voltage circuit comprising a DC bias voltage generator adapted to supply a first DC voltage. A low-pass filter has an input operatively coupled to the first DC voltage to produce a second DC voltage at a low-pass filter output. The low-pass filter comprises an adjustable switched capacitor resistor setting a cut-off frequency of the low-pass filter and a controller is adapted to controlling a resistance of the adjustable switched capacitor resistor.Type: ApplicationFiled: January 27, 2012Publication date: August 1, 2013Applicant: ANALOG DEVICES A/SInventor: Olafur Mar JOSEFSSON
-
Patent number: 8497731Abstract: A low pass filter circuit includes an amplifier having a single-ended output. A first line and a second line are arranged to receive a differential signal. A first switch selectively connects the first line to a first input of the amplifier in a first cycle of operation having a first observation window. A second switch selectively connects the second line to a second input of the amplifier in a second cycle of operation having a second observation window that is at least partially coincident with the first observation window. A signal measuring stage that is supplied with a modulated input signal generates the differential signal. The signal measuring state has an input switch to reverse a polarity of the differential signal applied to the first and second lines of the low pass filter circuit.Type: GrantFiled: May 7, 2012Date of Patent: July 30, 2013Assignee: Freescale Semiconductor, Inc.Inventors: Joel C. Beckwith, Dejan Mijuskovic
-
Publication number: 20130187691Abstract: A loop filter of a phase-locked loop (PLL) that uses a current-controlled oscillator (CCO) includes a capacitor, a voltage-to-current (V-to-I) converter, and a charge pump. The input node of the loop filter receives a first current from an external charge pump. The combination of the capacitor and the V-to-I converter generates a first component of the output current of the loop filter based on the first current. The charge pump of the loop filter generates a second component of the output current. The loop filter is implemented without the need for a zero-frequency-determining resistor, the resistor instead being realized by the product of the first current, the second component of the output current and the transconductance of the V-to-I converter. Phase noise reduction in the PLL, as well as implementation of the loop filter with a smaller area, are thus made possible.Type: ApplicationFiled: January 24, 2012Publication date: July 25, 2013Applicant: TEXAS INSTRUMENTS INCORPORATEDInventor: Samala Sreekiran
-
Patent number: 8482344Abstract: A frequency-variable filter has a GmC filter having a plurality of OTAs and a capacitor; and a pseudo-random value generator outputting pseudo-random value of which average value in a predetermined time corresponds to an input setting value. And at least an OTA for determining a cut-off frequency, out of the plurality of OTAs, is controlled so that transconductance thereof is variably-controlled according to the pseudo-random values, and the cut-off frequency is variably-controlled based on the input setting value.Type: GrantFiled: September 13, 2012Date of Patent: July 9, 2013Assignee: Fujitsu LimitedInventor: Kazuaki Oishi
-
Patent number: 8461918Abstract: A switched capacitor circuit includes: an operational amplifier; a first capacitor; a first switch that charges the first capacitor by connecting the first capacitor between an inverting input terminal and an output terminal of the operational amplifier, and discharges the first capacitor by disconnecting the inverting input terminal and the output terminal of the operational amplifier in a predetermined period; and a first output terminal that outputs an output voltage of the switched capacitor circuit, wherein after a predetermined period from a time when the first switch connects the first capacitor between the inverting input terminal and the output terminal of the operational amplifier, the first output terminal and the output terminal of the operational amplifier are connected to each other.Type: GrantFiled: February 1, 2011Date of Patent: June 11, 2013Assignee: Renesas Electronics CorporationInventor: Makoto Sakaguchi
-
Patent number: 8456231Abstract: In a filter circuit comprising a plurality of low pass filters (LPFs) that are connected in series, each of the plurality of LPFs comprises a switched-capacitor circuit (SC), and a fully-differential amplifier (AMP) which amplifies a signal output from the SC, and outputs the amplified signal. An AMP of an LPF which inputs a signal output from a 1-bit digital-to-analog converter (DAC) comprises a discrete-time type common-mode feedback circuit, and an AMP of an LPF which outputs a signal output from the filter circuit comprises a continuous-time type common-mode feedback circuit.Type: GrantFiled: February 2, 2012Date of Patent: June 4, 2013Assignee: Canon Kabushiki KaishaInventor: Yoshikazu Yamazaki
-
Patent number: 8441313Abstract: A current-mode analog baseband apparatus is provided. The apparatus includes a current-mode low-order filter, a current-mode programmable gain amplifier (PGA) unit and a high-order filter. The input impedance is smaller than the output impedance in the current-mode low-order filter. An input terminal of the current-mode PGA unit is connected to an output terminal of the current-mode low-order filter. An input terminal of the high-order filter is connected to an output terminal of the current-mode PGA unit.Type: GrantFiled: June 22, 2012Date of Patent: May 14, 2013Assignee: Industrial Technology Research InstituteInventors: Horng-Yuan Shih, Kai-Cheung Juang, Wei-Hsien Chen
-
Patent number: 8427230Abstract: A current-mode analog baseband apparatus is provided. The apparatus includes a current-mode low-order filter, a current-mode programmable gain amplifier (PGA) unit and a high-order filter. The input impedance is smaller than the output impedance in the current-mode low-order filter. An input terminal of the current-mode PGA unit is connected to an output terminal of the current-mode low-order filter. An input terminal of the high-order filter is connected to an output terminal of the current-mode PGA unit.Type: GrantFiled: August 13, 2010Date of Patent: April 23, 2013Assignee: Industrial Technology Research InstituteInventors: Horng-Yuan Shih, Kai-Cheung Juang, Wei-Hsien Chen
-
Publication number: 20130082766Abstract: The present invention provides a dual mode sigma delta analog to digital converter (ADC), which only in one hardware implementation, used for low IF and near zero IF receiver. The dual mode sigma delta ADC comprises a first switched-capacitor integrator; a second switched-capacitor integrator; a quantizer; a feedback circuit and a mode device. By switching the mode device on or off, one could easily change the configuration of the disclosed ADC to decide the receiving signal falling in low-IF or near zero IF.Type: ApplicationFiled: October 4, 2011Publication date: April 4, 2013Inventor: Yi-Lung CHEN
-
Publication number: 20130082764Abstract: An apparatus and method are disclosed to combine pad functionality in an integrated circuit. A power, ground, or signal pad is connected to a power, ground, or signal source, respectively. The power, ground, or signal pad is additionally connected to an additional signal source, such as automatic test equipment in a testing environment. By temporarily disconnecting either the power, ground, or signal source, from the functional block within the integrated circuit to which the source is delivered, the same pad may pass in another signal to other portions of the integrated circuit. In the alternative, the same pad may pass in another signal to other portions of the integrated circuit without disconnecting the original signal by coupling the additional signal over the original signal. Further, combining pad functionality enables reuse of an input pad as an output pad for signals originating from within the integrated circuit.Type: ApplicationFiled: September 30, 2011Publication date: April 4, 2013Applicant: BROADCOM CORPORATIONInventors: Paul Penzes, Love Kothari, Ajat Hukkoo, Mark Fullerton, Veronica Alarcon, Zhongmin Zhang, Kerry Alan Thompson, Russell Radke
-
Patent number: 8385490Abstract: A discrete time filter includes a plurality of sampling cells and a first dummy sampling cell. Each of the sampling cells performs a current mode sampling operation based on current input to an input terminal in response to a corresponding one of a plurality of sampling clock signals and is reset in response to a corresponding one of the plurality of sampling clock signals and a first dummy sampling clocks. The first dummy sampling cell alternately performs with the first sampling cell the current mode sampling operation based on current input to the input terminal in response to the first dummy sampling clock signal and is alternately reset with the first sampling cell in response to the first sampling clock signal.Type: GrantFiled: June 7, 2010Date of Patent: February 26, 2013Assignee: Samsung Electronics Co., Ltd.Inventors: Jung Ho Lee, Myoung Oh Ki, Sang Yoon Jeon, Heung Bae Lee
-
Patent number: 8373502Abstract: A relaxation oscillator for generating a first and a second oscillation signals, comprising: a reference-voltage providing circuit for providing a high and a low reference voltages; switches for directing the high and low reference voltages to inputs of a transconductance amplifier and a non-inverting input of a comparator; the transconductance amplifier for generating an output current with a value determined by its transconductance value, controlled by an input tuning voltage, and multiplied by its inputs' voltage difference; a capacitor connecting between the transconductance amplifier output and ground; and the comparator for generating a first and a second digital signals; wherein the first and second digital signals are digital control signals to the switches, and the first and second oscillation signal of the relaxation oscillator respectively; wherein the oscillation frequency of the relaxation oscillator is independent of the reference voltages, achieving accurate frequency turning, and simplifying tType: GrantFiled: September 20, 2011Date of Patent: February 12, 2013Assignee: Hong Kong Applied Science and Technology Research Institute Company LimitedInventors: Xiaoming Chen, Shuzuo Lou, Gang Qian, Wai Po Wong
-
Patent number: 8368461Abstract: A low-pass filter, including: between a first terminal and a second terminal, a series association of a first resistor, of a second resistor, and of a first amplifier; in parallel with the second resistor, a series association of a second amplifier and of a first capacitor; a second capacitor between an input of the first amplifier and a third terminal of application of a reference voltage; and a third capacitor between the second terminal and the third terminal.Type: GrantFiled: March 23, 2011Date of Patent: February 5, 2013Assignee: STMicroelectronics SAInventor: Jean-Pierre Blanc
-
Patent number: 8350619Abstract: A current-mode filter includes a first, a second, and a third transistor having the same channel polarity. The drain of the first transistor is connected to the source of the second transistor functioning as a gate grounded circuit. The drain of the second transistor is connected to the gates of the first and third transistors. A first and a second capacitive element are connected to the gate and drain of the first transistor. The current source supplies a bias current to each of the first and second transistors. The drain of the first transistor is used as an input terminal. An output signal is extracted from a drain current of the third transistor. Therefore, only one transconductance adjustment circuit is enough.Type: GrantFiled: December 28, 2011Date of Patent: January 8, 2013Assignee: Panasonic CorporationInventor: Hiroyasu Morikawa
-
Publication number: 20120326774Abstract: A switching circuit according to one embodiment includes: a switching element that has a first terminal and a second terminal, and is driven by a pulse signal to switch a conduction state between the first and second terminals; a power source section that supplies a voltage to the first terminal; a load circuit that is connected in parallel with the power source section; a passive circuit section that is connected between a connection point between the power source section and the load circuit, and the first terminal, and suppresses a current flowing from the connection point to the switching element at a frequency N times (N is an integer of 1 or more) as high as a clock frequency of the pulse signal; and a resonant circuit section that is connected between the passive circuit section and the connection point, and resonates at the frequency of N times.Type: ApplicationFiled: June 27, 2012Publication date: December 27, 2012Applicants: National University Corporation TOYOHASHI UNIVERSITY OF TECHNOLOGY, Sumitomo Electric Industries, Ltd.Inventors: Satoshi HATSUKAWA, Nobuo SHIGA, Kazuhiro FUJIKAWA, Takashi OHIRA, Kazuyuki WADA, Tuya WUREN, Kazuya ISHIOKA, Kazushi SAWADA, Hiroshi Ishioka
-
Patent number: 8339192Abstract: A line filter includes at least one X capacitor located between two supply lines and at least one discharge resistor that discharges the X capacitor, wherein the discharge resistor is arranged in series with at least one switching element, and at least one detector circuit that detects a network disconnection and closes the switching element to discharge the X capacitor via the discharge resistor when a network disconnection is recognized.Type: GrantFiled: June 22, 2010Date of Patent: December 25, 2012Assignee: Fujitsu Technology Solutions Intellectual Property GmbHInventor: Peter Busch
-
Patent number: 8305132Abstract: A low-pass filter includes an integrator having an adjustable unity frequency. The integrator includes a first input, first output and feedback loop between the first input and output of the integrator. The first input is connected to a branch that includes a first impedance, to which is applied a first input voltage of the low-pass filter. The feedback loop includes a second impedance and the first output of the integrator is the first output of the low-pass filter.Type: GrantFiled: April 18, 2011Date of Patent: November 6, 2012Assignee: STMicroelectronics SAInventor: Jean-Pierre Blanc
-
Patent number: 8275026Abstract: An adjustable equalizer that includes a first branch including a low pass filter (LPF) and having a variable gain (?), and a second branch including a high pass filter (HPF) and having another variable gain (?). The equalizer can be implemented using CMOS technology so that the gain parameters ? and ? are independently adjustable and the equalizer is capable of equalizing an input indicative of data having a maximum data rate of at least 1 Gb/s. In some embodiments, the equalizer includes two differential pairs of MOS transistors and a controllable current source determines the tail current for each differential pair. When the equalizer includes purely resistive impedances Z0 and Z1, the equalizer's transfer function is Z1/Z0·(?+?·(1+s·C0·Z0)), where ? is a gain parameter determined by the tail current of one differential pair and ? is a gain parameter determined by the tail current of the other differential pair.Type: GrantFiled: April 27, 2007Date of Patent: September 25, 2012Assignee: Silicon Image, Inc.Inventor: Dongyun Lee
-
Patent number: 8258832Abstract: Provided is a loop filter which receives first and second currents whose current ratio is n (where n is a natural number). The loop filter includes a first-order filter path, a second-order filter path, and a third-order filter path. The first-order filter path includes an operational amplifier generating an output impedance by increasing by as much as n times an impedance of a second input node to which the second current is applied. The first-order filter path performs a first-order filtering on the first current applied to a first input node by using the operational amplifier. The second-order filter path performs a second-order filtering on the first current applied to the first input node. The third-order filter path performs a third-order filtering on the first current applied to the first input node.Type: GrantFiled: August 20, 2010Date of Patent: September 4, 2012Assignee: Electronics and Telecommunications Research InstituteInventor: Byung Hun Min
-
Publication number: 20120218035Abstract: In a filter circuit comprising a plurality of low pass filters (LPFs) that are connected in series, each of the plurality of LPFs comprises a switched-capacitor circuit (SC), and a fully-differential amplifier (AMP) which amplifies a signal output from the SC, and outputs the amplified signal. An AMP of an LPF which inputs a signal output from a 1-bit digital-to-analog converter (DAC) comprises a discrete-time type common-mode feedback circuit, and an AMP of an LPF which outputs a signal output from the filter circuit comprises a continuous-time type common-mode feedback circuit.Type: ApplicationFiled: February 2, 2012Publication date: August 30, 2012Applicant: CANON KABUSHIKI KAISHAInventor: Yoshikazu Yamazaki
-
Patent number: 8248123Abstract: A loop filter having a first node on which to receive an input signal to the loop filter, a second node on which to provide an output signal of the loop filter, and a cascade arrangement of at least a first circuit that generates a zero, a second circuit that generates a first pole, and a third circuit that generates a second pole to form a passive loop filter of at least 3rd order. The cascade arrangement includes a first signal path coupling the first node to the second node, such that the first circuit is coupled to the first node through the second circuit and the third circuit. Further, the loop filter includes at least one transistor circuit, and a second signal path coupled in parallel to the first signal path at the first node and coupled to the second node through the transistor circuit.Type: GrantFiled: October 29, 2009Date of Patent: August 21, 2012Assignee: STMicroelectronics Design & Application GmbHInventor: Sebastian Zeller
-
Patent number: 8244188Abstract: A transmitting and receiving circuit includes a transmitting side amplifier circuit amplifying a transmission signal transmitted from an antenna, a receiving side amplifier circuit amplifying a reception signal received by the antenna and being electrically connected to the a transmitting side amplifier circuit, a first matching circuit matching the antenna and the transmitting side amplifier circuit, a second matching circuit matching the antenna and the receiving side amplifier circuit, a first current source circuit capable of controlling an operating state and setting a first connection point between the first matching circuit and an output terminal of the transmitting side amplifier circuit to a given voltage, and a second current source circuit capable of controlling an operating state and setting a second connection point between the second matching circuit and an input terminal of the receiving side amplifier circuit to a given voltage.Type: GrantFiled: January 22, 2010Date of Patent: August 14, 2012Assignee: Fujitsu LimitedInventors: Masaru Sawada, Hideaki Kondo, Norio Murakami
-
Publication number: 20120146717Abstract: An electronic circuit includes a filtering circuit implemented with a distributed inductor-and-capacitor (LC) network that includes metal oxide effect (MOS) trenches opened in a semiconductor substrate filled with dielectric material for functioning as capacitors for the distributed LC network. The electronic circuit further includes a transient voltage suppressing (TVS) circuit integrated with the filtering circuit that functions as a low pass filter wherein the TVS circuit includes a bipolar transistor triggered by a diode disposed in the semiconductor substrate. The distributed LC network further includes metal coils to function as inductors disposed on a top surface of the semiconductor electrically contacting the MOS trenches.Type: ApplicationFiled: February 20, 2012Publication date: June 14, 2012Inventor: Madhur Bobde
-
Publication number: 20120112826Abstract: Sallen-Key active low pass filters (LPFs) have been knows for many years; however, these LPFs generally include passive components (i.e., resistors and capacitors) and active components (i.e., amplifiers) that are within the direct signal path that can contribute to the noise at the output of the filter within the pass band. Here, an LPF (which has the same general behavior as a Sallen-Key LPF) has been provided that AC couples passive components and active components to the direct signal path so as to suppress the noise contribution in the pass band.Type: ApplicationFiled: November 10, 2010Publication date: May 10, 2012Applicant: Texas Instruments IncorporatedInventor: Adam L. Shook
-
Patent number: 8159286Abstract: An event time stamping system comprising a current source, an integrator comprising an input and an output, and configured to output a voltage proportional to the length of time the current source is coupled to the input, and one or more switches configured to couple the current source to the input of the integrator upon receipt of an event signal and configured to de-couple the current source from the input of the integrator upon receipt of a control trigger. The system further comprises a lock-out signal generator configured to generate a lock-out signal, and a controller coupled to the one or more switches, wherein the controller is configured to generate the control trigger based on the lock-out signal to ensure a minimum integration time.Type: GrantFiled: August 27, 2008Date of Patent: April 17, 2012Assignee: General Electric CompanyInventors: Naresh Kesavan Rao, Brian David Yanoff, Yanfeng Du, Jianjun Guo
-
Patent number: 8154336Abstract: A method and apparatus is provided for reducing interference in circuits. A management strategy is provided to reduce reference spurs and interference in circuits. The management strategy uses a combination of one or more techniques which reduce the digital current, minimize mutual inductance, utilize field cancellation, prevent leakage current, and/or manage impedance. These techniques may be used alone, or preferably, used on combination with one another.Type: GrantFiled: October 31, 2007Date of Patent: April 10, 2012Assignee: Silicon Laboratories Inc.Inventors: David R. Welland, Donald A. Kerth, Caiyi Wang
-
Publication number: 20120049945Abstract: A high-frequency switch module includes a FET switch mounted on a multilayer substrate and a low pass filter arranged between the FET switch and a transmission signal input terminal. The low pass filter includes at least one inductor connected in series between a transmission input port and the transmission signal input terminal, a first capacitor, one end of which is connected to the transmission input port and the other end of which is grounded, and a second capacitor, one end of which is connected to the transmission signal input terminal and the other end of which is grounded, and the first capacitor and the second capacitor have different capacitance values.Type: ApplicationFiled: November 10, 2010Publication date: March 1, 2012Applicant: MURATA MANUFACTURING CO., LTD.Inventors: Toru MEGURO, Kunihiro WATANABE
-
Patent number: 8125262Abstract: An integrator is described that may include a level-shifting capacitor, a feedback capacitor, a pre-amplifier stage and a multi-path amplifier module. The integrator may have inputs for connected an input signal source to the level-shifting capacitor. The level-shifting capacitor is connected to an input of a pre-amplifier stage of an integration signal path and to the input. The level-shifting capacitor may level shift the voltage at the input of the circuit to a lower voltage at the input of the pre-amplifier stage. Thereby, the supply voltage to the pre-amplifier stage may be reduced as well as have limited power consumption, limited temperature rise, and reduced noise that may be attributed to any thermal effects.Type: GrantFiled: March 18, 2010Date of Patent: February 28, 2012Assignee: Analog Devices, Inc.Inventor: Yoshinori Kusuda
-
Publication number: 20120019962Abstract: Systems and method for detecting potentially harmful harmonic and direct current signals at a transformer are disclosed. One such system includes a plurality of detection components electrically connected to electrical signal lines leading from one or more connection points on a power grid, and a plurality of threshold detectors, each threshold detector configured to compare an incoming signal from a detection component to a predetermined signal having a threshold. The system also includes a controller receiving an output from each of the plurality of threshold detectors and configured to drive at least one external component in response to receiving an indication from at least one of the plurality of threshold detectors of a detected signal above a threshold.Type: ApplicationFiled: July 19, 2011Publication date: January 26, 2012Inventors: Frederick R. Faxvog, Wallace Jensen, Terrance R. Noe, Craig Eid, David Blake Jackson, Greg Fuchs, Gale Nordling
-
Patent number: 8064508Abstract: An adjustable equalizer that includes a first branch including a low pass filter (LPF) and having a variable gain (?), and a second branch including a high pass filter (HPF) and having another variable gain (?). Outputs of the branches in response to an input signal are summed to produce an equalized output. The equalizer can be implemented using CMOS technology so that the gain parameters ? and ? are independently adjustable and the equalizer is capable of equalizing an input indicative of data having a maximum data rate of at least 1 Gb/s. Typically, the inventive equalizer is embodied in a receiver for use in equalizing a signal, indicative of video or other data, that has propagated over a serial link to the receiver.Type: GrantFiled: September 19, 2002Date of Patent: November 22, 2011Assignee: Silicon Image, Inc.Inventor: Dongyun Lee
-
Patent number: 8030992Abstract: A low-pass filter of the present invention comprises a plurality of filter units and a regulation unit. The filter units are coupled in series with each other and receive an input signal to filter the input signal for generating an output signal. The regulation unit is coupled to the filter units to regulate voltage levels of the filter units. The low-pass filter of the present invention can be integrated within the integrated circuit and reduce the prime cost.Type: GrantFiled: December 4, 2008Date of Patent: October 4, 2011Assignee: System General Corp.Inventors: Rui-Hong Lu, Sheng-Fu Hsu
-
Publication number: 20110234310Abstract: A low-pass filter, including: between a first terminal and a second terminal, a series association of a first resistor, of a second resistor, and of a first amplifier; in parallel with the second resistor, a series association of a second amplifier and of a first capacitor; a second capacitor between an input of the first amplifier and a third terminal of application of a reference voltage; and a third capacitor between the second terminal and the third terminal.Type: ApplicationFiled: March 23, 2011Publication date: September 29, 2011Applicant: STMicroelectronics SAInventor: Jean-Pierre Blanc
-
Publication number: 20110221519Abstract: The present invention reduces harmonic components of an RF transmission output signal. In the semiconductor integrated circuit which the present invention provides, a transmission switch of an antenna switch thereof includes transmission field effect transistors whose S-D current paths are coupled between a transmission terminal and an input/output terminal and whose gate terminals are coupled to a transmission control terminal. A reception switch of the antenna switch includes reception field effect transistors whose S-D current paths are coupled between the input/output terminal and a reception terminal and whose gate terminals are coupled to a reception control terminal. The transmission and reception n-channel MOS field effect transistors are respectively formed in a silicon-on-insulator structure.Type: ApplicationFiled: March 9, 2011Publication date: September 15, 2011Applicant: RENESAS ELECTRONICS CORPORATIONInventors: Kaoru KATOH, Shigeki KOYA, Yasushi SHIGENO, Akishige NAKAJIMA, Takashi OGAWA
-
Patent number: 8018273Abstract: A filter circuit that removes high-frequency components from an input signal, comprises: an operational amplifier; a first resistor connected between a non-inverting input terminal of the operational amplifier and an input signal source; a first capacitor connected to the non-inverting input terminal of the operational amplifier; a second resistor connected to the non-inverting input terminal of the operational amplifier; a third resistor connected between an inverting input terminal of the operational amplifier and the input signal source; a second capacitor connected between the inverting input terminal of the operational amplifier and an output terminal of the operational amplifier; and a fourth resistor connected to the inverting input terminal of the operational amplifier.Type: GrantFiled: September 16, 2010Date of Patent: September 13, 2011Assignee: Onkyo CorporationInventor: Koji Takahama
-
Patent number: 8013657Abstract: A representative integrator includes an amplifier having an input and an output; a feedback loop coupled between the input and the output of the amplifier, the feedback loop comprising a compensated resistor circuit having a resistance value selected for reducing a loss factor of the integrator; and a control circuit coupled to an input of the compensated resistor circuit, the control circuit producing a control signal for controlling the compensated resistor circuit to substantially maintain the resistance value selected for reducing the loss factor of the integrator across a range of integrator temperatures.Type: GrantFiled: October 7, 2009Date of Patent: September 6, 2011Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Tsung-Hsien Tsai, Min-Shueh Yuan, Chien-Hung Chen
-
Patent number: 7986181Abstract: A calibration circuit for calibrating an adjustable capacitance of a circuit having a time constant depending on the adjustable capacitance, the calibration circuit generating a calibration signal for calibrating the capacitance and including a calibration loop, suitable to carry out a calibration cycle in several sequential steps.Type: GrantFiled: February 21, 2008Date of Patent: July 26, 2011Assignee: STMicroelectronics S.r.l.Inventors: Pierangelo Confalonieri, Riccardo Martignone, Germano Nicollini
-
Patent number: 7982533Abstract: A transceiving system utilizing a shared filter module is provided. The shared filter module is selectively filtering signals in a first band in a first mode and a second band in a second mode. The first mode is a receiver mode whereas the second mode is a transmission mode. The shared filter module comprises a compound filter comprising two low pass filters and a coupling controller to manage input and output wiring of the low pass filters. When the coupling controller is enabled in the first mode, the compound filter acts as a bandpass filter. When the coupling controller is disabled, the compound filter acts as two independent low pass filters.Type: GrantFiled: September 11, 2007Date of Patent: July 19, 2011Assignee: Mediatek USA Inc.Inventors: Yiping Fan, Chieh-Yuan Chao
-
Patent number: 7973568Abstract: A peak detector for implementation in a monolithic integrated circuit includes one or more Miller capacitors and one or more transistors for selectively setting large RC time constant values only with components included in the integrated circuit's die. Neither resistors nor capacitors located outside the integrated circuit are used for setting a selected value of a time constant. Some embodiments of the invention include diodes for compensation of amplifier leakage current in the peak detector, thereby increasing a maximum value of a time constant that can be implemented in an integrated circuit. A peak detector in accord with an embodiment of the invention may optionally be configured for either single-ended or differential operation.Type: GrantFiled: September 2, 2009Date of Patent: July 5, 2011Inventors: Zhihao Lao, Ilchong Zon
-
Publication number: 20110140771Abstract: A complex filter for processing an in-phase signal and a quadrature-phase signal includes a first low-pass filter, a second low-pass filter, a connection unit between the first low-pass filter and the second low-pass filter, a first compensation resistor and a second compensation resistor.Type: ApplicationFiled: September 30, 2010Publication date: June 16, 2011Inventor: Che-Hung Liao
-
Patent number: 7948306Abstract: This disclosure provides active power filter methods and apparatus to control the PF, harmonics and/or ripple current associated with powering electrical devices. According to one exemplary aspect, an active power filter is configured to measure the momentary ac line output current, measure the momentary ac line input current and switch an energy buffer to provide additional current to the ac line output or draw current from the ac line input to control the PF associated with the device.Type: GrantFiled: March 9, 2009Date of Patent: May 24, 2011Assignee: Xerox CorporationInventor: Franciscus Gerardus Johannes Claassen
-
Patent number: 7932774Abstract: A design structure for intrinsic RC power distribution for noise filtering of analog supplies. The design structure is embodied in a machine readable medium for designing, manufacturing, or testing an integrated circuit. The design structure includes a voltage regulator; a variable resistor coupled to the voltage regulator; and a performance monitor and control circuit providing a feedback loop to the variable resistor.Type: GrantFiled: March 24, 2008Date of Patent: April 26, 2011Assignee: International Business Machines CorporationInventors: Anthony R. Bonaccio, Hayden C. Cranford, Jr., Joseph A. Iadanza, Sebastian T. Ventrone, Stephen D. Wyatt
-
Publication number: 20110090824Abstract: Techniques for low-pass filtering with high quality factor (Q). In an exemplary embodiment, an input current is coupled to the drain of a first transistor. The drain and the gate of the first transistor are coupled together by a resistor R1, and the drain is coupled to a reference voltage by a first capacitor C1. The gate is coupled to a reference voltage by a second capacitor C2. The gate is further coupled to the gate of a second transistor, and an output current is coupled to the drain of the second transistor. In another exemplary embodiment, further passive elements may be coupled to generate an odd-order low-pass transfer characteristic. Multiple filters may be cascaded in series to synthesize a filter having arbitrary order.Type: ApplicationFiled: October 21, 2009Publication date: April 21, 2011Applicant: QUALCOMM INCORPORATEDInventors: Arezou Khatibi, Ara Bicakci, Rainer Gaethke
-
Patent number: 7915952Abstract: In a semiconductor integrated circuit, a switching circuit controls the capacity of a capacitor unit based on a control signal from a control circuit and separates a resonant frequency determined by first inductance, second inductance, and the capacity of the capacitor unit from the band area of the signal handled by an A/D converter.Type: GrantFiled: July 3, 2008Date of Patent: March 29, 2011Assignee: Ricoh Company, Ltd.Inventor: Hideaki Murakami
-
Patent number: 7907924Abstract: A semiconductor device interconnecting unit configured to input/output a high-frequency signal having a millimeter wave band to/from a semiconductor device is provided. The semiconductor or device interconnecting unit includes a part of a band pass filter configured to pass therethrough the high-frequency signal having a millimeter wave band by using an LC resonance circuit, and a remainder of the band pass filter, wherein the part and the remainder are separated from each other. The part is provided inside the semiconductor device, and the remainder is provided outside the semiconductor device. The part and the remainder include capacitors having variable capacitors added thereto, respectively. A pass band for the high-frequency signal having a millimeter wave band is changed by changing capacitance values of the variable capacitors.Type: GrantFiled: May 18, 2007Date of Patent: March 15, 2011Assignee: Sony CorporationInventor: Kenichi Kawasaki
-
Patent number: 7902917Abstract: Embodiments of the present invention relate generally to reconstruction filtering. In particular, embodiments enable highly linear, highly programmable, and easily reconfigurable reconstruction filters. Further, embodiments provide substantial power consumption, area, and cost savings compared to conventional solutions. For example, embodiments use all-passive filtering and substantially reduce active elements compared to conventional solutions. As a result, significant reductions in required area, noise, and power consumption can be achieved. In addition, embodiments perform filtering solely in the current domain, thereby eliminating the non-linear voltage-to-current conversion used in conventional circuits and enabling highly linear filtering. Furthermore, embodiments are highly programmable and easily reconfigurable without the use of tunable capacitors. As such, embodiments are very suitable solutions for multi-band multi-mode wireless transmitters.Type: GrantFiled: July 17, 2009Date of Patent: March 8, 2011Assignee: Broadcom CorporationInventors: Ahmad Mirzaei, Hooman Darabi