Integrated Circuit Patents (Class 361/764)
-
Patent number: 8861214Abstract: Substrates for integrated passive devices are described herein. Embodiments of the present invention provide substrates including a glass layer and at least one passive device disposed thereon. According to various embodiments of the present invention, the glass layer may have a thickness adapted to minimize conductive and/or other interactions between the substrate and the at least one passive device. Other embodiments may be described and claimed.Type: GrantFiled: October 31, 2007Date of Patent: October 14, 2014Assignee: Marvell International Ltd.Inventors: Albert Wu, Chuan-Cheng Cheng
-
Patent number: 8854830Abstract: A semiconductor package substrate suitable for supporting a damage-sensitive device, including a substrate core having a first and opposite surface; at least one pair of metal layers covering the first and opposite surfaces of the package substrate core, which define first and opposite metal layer groups, at least one of said layer groups including at least one metal support zone; one pair of solder mask layers covering the outermost metal layers of the at least one pair of metal layers; and a plurality of routing lines; wherein the at least one metal support zone is formed so that it lies beneath at least one side of the base of the damage-sensitive device and so as to occupy a substantial portion of the area beneath the damage-sensitive device which is free of said routing lines; a method for the production of such substrate is also described.Type: GrantFiled: February 27, 2013Date of Patent: October 7, 2014Assignee: STMicroelectronics S.r.l.Inventors: Federico Giovanni Ziglioli, Giovanni Graziosi, Mario Francesco Cortese
-
Publication number: 20140293562Abstract: An integrated circuit (IC) package with a fibrous interface is provided. The package includes a substrate, a bond coat and a top coat. The substrate is configured to contain IC components and connections. The bond coat layer is configured to encapsulate the IC components. The top coat layer has at least a portion embedded in the bond coat layer. Moreover, the top coat layer includes a fibrous interface configured to provide security and strengthen the bond coat layer.Type: ApplicationFiled: April 14, 2014Publication date: October 2, 2014Applicant: Honeywell International Inc.Inventors: Kenneth H. Heffner, William J. Dalzell, Kara L. Warrensford
-
Patent number: 8848395Abstract: An electronic device includes a printed circuit board (PCB), at least one socket mounted to the PCB, at least one connector inserted into the at least one socket, a first member mounted to the PCB, a second member mounted to the PCB, and a first cover. The first cover covers and presses against the at least one connector, the first cover includes a first end for being fixed to the first member and a second end opposite to the first end for being fixed to the second member. At least one of the first member and the second member is soldered to the PCB, and a soldered area of the at least one of the first member and the second member is larger than a predetermined value.Type: GrantFiled: June 28, 2012Date of Patent: September 30, 2014Assignees: Fu Tai Hua Industry (Shenzhen) Co., Ltd., Hon Hai Precision Industry Co., Ltd.Inventors: Xiao-Hui Qin, Chih-Chieh Huang, Cheng-Yi Chao, Chung-Yuan Chen, Zuo-Dong Li, Shi-Yong Huang, Xue-Deng Pan, Yong-Hua Wang, Zhen-Cun Lu, Jian-Feng Fan, Huan Ren, Zheng-Wei Liu
-
Patent number: 8842440Abstract: A method for manufacturing a printed circuit board includes forming an opening portion in a substrate, positioning chip capacitors in the opening portion of the substrate such that the chip capacitors are accommodated in the opening portion of the substrate, forming a buildup structure including an interlayer resin insulating layer and a conductive layer over a surface of the substrate and the chip capacitors accommodated in the opening portion of the substrate, and forming on a surface of the buildup structure bump structures positioned to mount an IC chip such that the chip capacitors in the opening portion of the substrate are positioned directly below the IC chip.Type: GrantFiled: June 28, 2013Date of Patent: September 23, 2014Assignee: Ibiden Co., Ltd.Inventors: Yasushi Inagaki, Motoo Asai, Dongdong Wang, Hideo Yabashi, Seiji Shirai
-
Publication number: 20140268609Abstract: Among other things, one or more support structures for integrated circuitry and techniques for forming such support structures are provided. A support structure comprises one or more trench structures, such as a first trench structure and a second trench structure formed around a periphery of integrated circuitry. In some embodiments, one or more trench structures are formed according to partial substrate etching, such that respective trench structures are formed into a region of a substrate. In some embodiments, one or more trench structures are formed according to discontinued substrate etching, such that respective trench structures comprise one or more trench portions separated by separation regions of the substrate. The support structure mitigates stress energy from reaching the integrated circuitry, and facilitates process-induced charge release from the integrated circuitry.Type: ApplicationFiled: May 14, 2013Publication date: September 18, 2014Applicant: Taiwan Semiconductor Manufacturing Company LimitedInventors: Volume Chien, Yun-Wei Cheng, I-l Cheng, Shiu-Ko JangJiang, Chi-Cherng Jeng, Chih-Mu Huang
-
Patent number: 8837161Abstract: A Multi-configuration Processor-Memory device for coupling to a PCB (printed circuit board) interface. The device comprises a substrate that supports multiple configurations of memory components and a processor while having a single, common interface with a PCB interface of a printed circuit board. In a first configuration, the substrate supports a processor and a first number of memory components. In a second configuration, the substrate supports a processor and an additional number of memory components. The memory components can be pre-tested, packaged memory components mounted on the substrate. The processor can be a surface mounted processor die. Additionally, the processor can be mounted in a flip chip configuration, side-opposite the memory components. In the first configuration, a heat spreader can be mounted on the memory components and the processor to dissipate heat.Type: GrantFiled: July 16, 2002Date of Patent: September 16, 2014Assignee: Nvidia CorporationInventors: Behdad Jafari, George Sorenson
-
Publication number: 20140252612Abstract: A semiconductor device is provided with improved resistance to noise. Conductive planes are respectively formed over wiring layers. One wiring layer is provided with a through hole land integrally formed with a through hole wiring. In other wiring layers located over the wiring layer with the through hole land, openings are respectively formed in the conductive planes. The area of each of the openings is larger than the plane area of the through hole land.Type: ApplicationFiled: March 4, 2014Publication date: September 11, 2014Applicant: Renesas Electronics CorporationInventor: Kazuyuki NAKAGAWA
-
Patent number: 8830693Abstract: A planar transformer assembly, for use in charging capacitors of an ICD, includes windings arranged to minimize voltage across intervening dielectric layers. Each secondary winding of a preferred plurality of secondary windings is arranged relative to a primary winding, in a hierarchical fashion, such that the DC voltage, with respect to ground, of a first secondary winding, of the plurality of secondary windings, is lower than that of a second secondary winding, with respect to ground, wherein the first secondary winding is in closest proximity to the primary winding. The primary winding and each secondary winding are preferably formed on a corresponding plurality of dielectric layers.Type: GrantFiled: June 15, 2012Date of Patent: September 9, 2014Assignee: Medtronic, Inc.Inventor: Mark R. Boone
-
Patent number: 8830691Abstract: A printed circuit board including a core substrate including a first resin substrate, a second resin substrate having an opening and a third resin substrate in a multilayer manner while interposing bonding plates, insulating layers and conductive circuit layers alternately laminated on the core substrate, solder bumps formed on an outer surface of the printed circuit board, a first capacitor formed in the opening of the second resin substrate, a conductive pad formed on the first resin substrate and connected to an electrode of the first capacitor, a via hole formed in the first resin substrate and directly connected to the conductive pad and a conductive circuit on the core substrate, and a second capacitor mounted on a surface of the printed circuit board.Type: GrantFiled: May 21, 2010Date of Patent: September 9, 2014Assignee: IBIDEN Co., Ltd.Inventors: Yasushi Inagaki, Motoo Asai, Dongdong Wang, Hideo Yabashi, Seiji Shirai
-
Patent number: 8824161Abstract: A hybrid integrated circuit in a wafer level package for an implantable medical device includes one or more passive component windings formed, at least in part, along one or more routing layers of the package. The windings may be primary and secondary windings of a transformer, wherein all or part of a magnetic core thereof is embedded in a component layer of the wafer level package. If the core includes a part bonded to a surface of the package, that part of the core may be E-shaped with legs extending into the routing layers, and, in some cases, through the routing layers. Routing layers may be formed on both sides of the component layer to accommodate the transformer windings, in some instances.Type: GrantFiled: June 15, 2012Date of Patent: September 2, 2014Assignee: Medtronic, Inc.Inventors: Mohsen Askarinya, Mark R. Boone, Andreas A. Fenner, Lejun Wang, Kenneth Heames
-
Publication number: 20140240937Abstract: An electronic device such as a media player may be formed from electrical components such as integrated circuits, buttons, and a battery. Electrical input-output port contacts may be used to play audio and to convey digital signals. Electrical components for the device may be mounted to a substrate. The components may be encapsulated in an encapsulant and covered with an optional housing structure. The electrical input-output port contacts and portions of components such as buttons may remain uncovered by encapsulant during the encapsulation process. Integrated circuits may be entirely encapsulated with encapsulant. The integrated circuits may be packaged or unpackaged integrated circuit die. The substrate may be a printed circuit board or may be an integrated circuit to which components are directly connected without interposed printed circuit board materials.Type: ApplicationFiled: May 6, 2014Publication date: August 28, 2014Applicant: Apple Inc.Inventors: Christopher D. Prest, Claudio V. Di Leo
-
Patent number: 8817485Abstract: A single-layer component package comprising: a single conductive-pattern layer having a first surface; an insulating-material layer on the first surface of the single conductive-pattern layer; in an installation cavity inside the insulating-material layer, a semiconductor component having flat contact zones; and solid contact pillars containing copper and solderlessly, metallurgically and electrically connecting the flat contact zones to the single conductive-pattern layer.Type: GrantFiled: October 21, 2009Date of Patent: August 26, 2014Assignee: GE Embedded Electronics OyInventors: Risto Tuominen, Petteri Palm
-
Publication number: 20140233200Abstract: A method for manufacturing an integrated circuit may include forming an electronic circuit in or above a carrier; forming at least one metallization layer structure configured to electrically connect the electronic circuit; and forming a solid state electrolyte battery at least partially in the at least one metallization layer structure, wherein the solid state electrolyte battery is electrically connected to the electronic circuit.Type: ApplicationFiled: February 19, 2013Publication date: August 21, 2014Applicant: INFINEON TECHNOLOGIES AGInventors: Marko Lemke, Mirko Vogt, Stefan Tegen
-
Patent number: 8811019Abstract: An electronic device comprising an electrically conductive core layer with a first layer composed of electrically conductive material, the first layer being applied on both sides and with at least one electronic component arranged in a cutout of the first layer, wherein the first layer is covered in each case with an electrically insulating, thermally conductive layer and a further layer composed of electrically conductive material is provided in each case on the thermally conductive layer, the further layer being coated in each case with a covering layer composed of electrically conductive material, and furthermore having plated-through boles composed of the material of the covering layer, which extend through the electrically insulating, thermally conductive layer covering the electronic component and the further layer composed of electrically and thermally conductive material for the purpose of making contact with the electronic component.Type: GrantFiled: November 24, 2011Date of Patent: August 19, 2014Assignee: Schweizer Electronic AGInventors: Thomas Gottwald, Christian Rossle
-
Patent number: 8804363Abstract: Printed circuit boards are provided with embedded components. The embedded components may be mounted within recesses in the surface of a printed circuit board substrate. The printed circuit board substrate may have grooves and buried channels in which wires may be mounted. Recesses may be provided with solder pads to which the wires may be soldered or attached with conductive adhesive. An integrated switch may be provided in an opening within a printed circuit board substrate. The integrated switch may have a dome switch member that is mounted within the opening. A cover member for the switch may be formed from a flexible layer that covers the dome switch member. Terminals for the integrated switch may be formed from conductive structures in an interior printed circuit board layer. Interconnects may be used to electrically connect embedded components such as switches, integrated circuits, solder pads for wires, and other devices.Type: GrantFiled: November 21, 2012Date of Patent: August 12, 2014Assignee: Apple Inc.Inventors: Jahan Minoo, Anthony P. N. Bidmead, Michael Nikkhoo
-
Patent number: 8804360Abstract: System-in packages, or multichip modules, are described which can include multi-layer chips and multi-layer dummy substrates over a carrier, multiple through vias blindly or completely through the multi-layer chips and completely through the multi-layer dummy substrates, multiple metal plugs in the through vias, and multiple metal interconnects, connected to the metal plugs, between the multi-layer chips. The multi-layer chips can be connected to each other or to an external circuit or structure, such as mother board, ball grid array (BGA) substrate, printed circuit board, metal substrate, glass substrate, or ceramic substrate, through the metal plugs and the metal interconnects.Type: GrantFiled: July 3, 2013Date of Patent: August 12, 2014Assignee: Megit Acquisition Corp.Inventors: Mou-Shiung Lin, Jin-Yuan Lee
-
Patent number: 8797753Abstract: Provided is a video and audio reproduction apparatus including a display unit; a speaker unit; a main board; and a power supply unit, and the main board includes a printed circuit board; a first connector area which is formed on a front side of the printed circuit board; a second connector area which is formed on the front side of the printed circuit board; and a main chip which is surface-mounted on a back side of the printed circuit board.Type: GrantFiled: February 15, 2010Date of Patent: August 5, 2014Assignee: Samsung Electronics Co., Ltd.Inventors: Sung-soo Kim, Jong-hee Han, Il-ki Min
-
Patent number: 8786102Abstract: A semiconductor device includes a first wiring board, a second semiconductor chip, and a second seal. The first wiring board includes a first substrate, a first semiconductor chip, and a first seal. The first semiconductor chip is disposed on the first substrate. The first seal is disposed on the first substrate. The first seal surrounds the first semiconductor chip. The first seal has the same thickness as the first semiconductor chip. The second semiconductor chip is stacked over the first semiconductor chip. The first semiconductor chip is between the second semiconductor chip and the first substrate. The second semiconductor chip is greater in size in plan view than the first semiconductor chip. The second seal seals at least a first gap between the first semiconductor chip and the second semiconductor chip.Type: GrantFiled: October 10, 2013Date of Patent: July 22, 2014Assignee: PS4 Luxco S.A.R.L.Inventors: Masanori Yoshida, Fumitomo Watanabe
-
Patent number: 8780571Abstract: An interposer lead provides a connection between an integrated circuit and a circuit board. The interposer lead includes a first leg for interfacing with the circuit board. The interposer lead also includes a second leg disposed generally parallel to the first leg for interfacing with an IC electrical lead extending from the integrated circuit. A connecting portion operatively connects the first leg and the second leg. The interposer lead further includes a lip extending non-parallel from the second leg for limiting movement of the IC electrical lead on the second leg.Type: GrantFiled: July 28, 2011Date of Patent: July 15, 2014Assignee: General Dynamics Advanced Information Systems, Inc.Inventors: Karl Geisler, Jason Klassen, Michael Woizeschke
-
Patent number: 8780578Abstract: Integrated circuit die stacks having a first die mounted upon a substrate, the first die manufactured to be initially identical to a second die with a plurality of through silicon vias (‘TSVs’), the first die personalized by opening switches on the first die, converting the TSVs previously connected through the open switches into pass-through vias (‘PTVs’), each PTV implementing a conductive pathway through the first die with no connection to any circuitry on the first die; and the second die, manufactured to be initially identical to the first die and later personalized by opening switches on the second die, the second die mounted upon the first die so that the PTVs in the first die connect signal lines from the substrate through the first die to TSVs in the second die.Type: GrantFiled: July 24, 2012Date of Patent: July 15, 2014Assignee: International Business Machines CorporationInventors: Jimmy G. Foster, Sr., Kyu-Hyoun Kim
-
Patent number: 8780572Abstract: A printed circuit board that include: an electronic component having a plating electrode pad having a predetermined thickness; an insulating resin layer that exposes a lower surface of the electrode pad, receives the electronic component, and embodies the electronic component so that the center of the base body forming the electronic component is positioned at the center of the insulating resin layer; and circuit layers that include a circuit pattern disposed on the electrode pad, form inter-layer connection, and are disposed on both surfaces of the insulating resin layer, respectively, the plating electrode pad having a thickness that conforms to a thickness from an upper surface of the electronic component to an upper surface of the insulating resin.Type: GrantFiled: October 5, 2010Date of Patent: July 15, 2014Assignee: Samsung Electro-Mechanics Co., Ltd.Inventors: Doo Hwan Lee, Tae Sung Jeong
-
Patent number: 8772643Abstract: A plurality of openings are formed in a resin insulation layer on a top surface side of a wiring laminate portion, and a plurality of openings are formed in a resin insulation layer on a bottom surface side thereof. A plurality of connection terminals are disposed to correspond to the openings. Peripheral portions of terminal outer surfaces of the connection terminals are covered by the resin insulation layer on the top surface side, and peripheral portions of terminal outer surfaces of the connection terminals are covered by the resin insulation layer on the bottom surface side. Each of the second-main-surface-side connection terminals has a concave portion at the center of the terminal outer surface, and the deepest portion of the concave portion is located on the interior side in relation to the peripheral portion of the terminal outer surface.Type: GrantFiled: February 16, 2011Date of Patent: July 8, 2014Assignee: NGK Spark Plug Co., Ltd.Inventors: Shinnosuke Maeda, Tetsuo Suzuki, Satoshi Hirano
-
Publication number: 20140177193Abstract: An example includes a die package including a microelectronic die having a lower die surface, an upper die surface parallel to the lower die surface, and a die side, the microelectronic die including an active region and an inactive region. The example optionally includes a release layer having a lower release layer surface, an upper release layer surface parallel to the lower release layer surface, and at least one release layer side, the release layer coupled with the upper surface of the microelectronic die in thermal communication with the inactive region of the die and electrically insulated from the active region. The example optionally includes an encapsulation material encapsulating the die side and the release layer side and lower release layer surface, the encapsulation material including a lower surface substantially parallel to the die lower surface and an upper surface substantially parallel to the die upper surface.Type: ApplicationFiled: December 21, 2012Publication date: June 26, 2014Inventors: Liwen Jin, Dilan Seneviratne
-
Patent number: 8759884Abstract: An electronic device comprises a functional stack (10) and a cover (50) coupled thereto by an insulating adhesive layer (30). The functional stack (10) comprises a first transparent and electrically conductive layer (22), a second electrically conductive layer (24) and a functional structure (26), comprising at least one layer, sandwiched between said first and second conductive layer. The cover (50) includes a substrate (52) and at least a first conductive structure (66, 68) that is arranged in a first plane between the adhesive layer (28) and the substrate (52). First and second transverse electrical conductors (32, 34) transverse to the first plane (61) electrically interconnect the first and the second electrically conductive layer (22, 24) with the first and the second conductive structure (66, 68) in the first plane (61).Type: GrantFiled: July 7, 2009Date of Patent: June 24, 2014Assignees: Nederlandse Organisatie voor toegepast—natuurwetenschappelijk onderzoek TNO, Koninklijke Philips Electronics N.V.Inventors: Jeroen van den Brand, Andreas Heinrich Dietzel, Edward Willem Albert Young, Herbert Lifka, Erik Dekempeneer
-
Publication number: 20140153206Abstract: Embodiments relate to active devices embedded within printed circuit boards (PCBs). In embodiments, the active devices can comprise at least one die, such as a semiconductor die, and coupling elements for mechanically and electrically coupling the active device with one or more layers of the PCB in which the device is embedded. Embodiments thereby provide easy embedding of active devices in PCBs and inexpensive integration with existing PCB technologies and processes.Type: ApplicationFiled: November 30, 2012Publication date: June 5, 2014Applicant: INFINEON TECHNOLOGIES AUSTRIA AGInventors: Martin Standing, Andrew Roberts
-
Patent number: 8743560Abstract: In one embodiment, a circuit board is disclosed. The circuit board includes a first metal core; a second metal core spaced apart from the first metal core in a first direction when viewed as a cross section, such that a first side of the first metal core faces a first side of the second metal core; a first electrode electrically connected to the first side of the first metal core; a second electrode electrically connected to the first side of the second metal core facing the first metal core; and a dielectric layer between the first and second electrodes.Type: GrantFiled: August 4, 2011Date of Patent: June 3, 2014Assignee: Samsung Electronics Co., Ltd.Inventors: Yonghoon Kim, Hyunki Kim, Heeseok Lee
-
Patent number: 8737085Abstract: Disclosed is a wiring board with a built-in component and a method for manufacturing the same, the wiring board including: a wiring pattern; an electric/electronic component electrically and mechanically connected with a surface of said wiring pattern; and an insulating layer formed on the same surface of said wiring pattern as said electric/electronic component is connected and configured so as to embed said electric/electronic component, said insulating layer having an insulating resin and a reinforcing material included in the insulating resin, wherein the reinforcing material of said insulating layer exists in the insulating resin without reaching a region of said electric/electronic component in a lateral direction, and wherein the insulating resin of said insulating layer reaches said electric/electronic component so as to adhere to said electric/electronic component.Type: GrantFiled: May 24, 2006Date of Patent: May 27, 2014Assignee: Dai Nippon Printing Co., Ltd.Inventor: Kenji Sasaoka
-
Patent number: 8729404Abstract: A method and apparatus for filling a via with transparent material is presented, including the steps of providing a panel having a via, occluding the via with transparent material in a workable state so that a portion of the occluding material is internal to the via and a portion of the material is external to said via. The external and internal portions are separated so the transparent filler material, when set, forms a smooth and featureless surface. This causes the filled via to have a substantially even and uniform appearance over a wide range of viewing angles when lit.Type: GrantFiled: March 2, 2011Date of Patent: May 20, 2014Assignee: Electro Scientific Industries, Inc.Inventors: Glenn Simenson, William Antoni, Steven Cohen, Jeffery Howerton
-
Publication number: 20140133105Abstract: Embodiments of the invention provide an IC system in which low-power chips can be positioned proximate high-power chips without suffering the effects of overheating. In one embodiment, the IC system may include a first substrate, a high-power chip embedded within the first substrate, a second substrate disposed on a first side of the first substrate, the first substrate and the second substrate are in electrical communication with each other, and a low-power chip disposed on the second substrate. In various embodiments, a heat distribution layer is disposed adjacent to the high-power chip such that the heat generated by the high-power chip can be effectively dissipated into an underlying printed circuit board attached to the first substrate, thereby preventing heat transfer from the high-power chip to the low-power chip. Therefore, the lifetime of the low-power chip is extended.Type: ApplicationFiled: November 9, 2012Publication date: May 15, 2014Applicant: NVIDIA CORPORATIONInventors: Abraham F. Yee, Jayprakash Chipalkatti, Shantanu Kalchuri
-
Patent number: 8724339Abstract: An electronic device such as a media player is formed from electrical components such as integrated circuits, buttons, and a battery. Electrical input-output port contacts are used to play audio and to convey digital signals. Electrical components for the device are mounted to a substrate. The components are encapsulated in an encapsulant and covered with an optional housing structure. The electrical input-output port contacts and portions of components such as buttons remain uncovered by encapsulant during the encapsulation process. Integrated circuits are entirely encapsulated with encapsulant. The integrated circuits are packaged or unpackaged integrated circuit die. The substrate is a printed circuit board or is an integrated circuit to which components are directly connected without any printed circuit boards interposed between the integrated circuit and the components.Type: GrantFiled: December 1, 2009Date of Patent: May 13, 2014Assignee: Apple Inc.Inventors: Christopher D. Prest, Claudio Di Leo
-
Patent number: 8724340Abstract: Data carrier for contactless data transmission comprising a substrate, a chip having at least one connection pad, wherein the chip is arranged by its side remote from the connection pad on the substrate and a first copper-coated prepreg layer is arranged on the chip and at least partly on the substrate and has a contact opening to the connection pad. A plated-through hole is situated within the contact opening for producing an electrically conductive connection between the connection pad of the chip and the copper layer of the first copper-coated prepreg layer, wherein a first antenna structure is formed in the copper layer of the first copper-coated prepreg layer.Type: GrantFiled: April 5, 2012Date of Patent: May 13, 2014Assignee: Infineon Technologies AGInventors: Juergen Hoegerl, Martin Buchsbaum, Frank Pueschner, Stephan Rampetzreiter
-
Patent number: 8711572Abstract: A circuit board having a semiconductor chip embedded therein includes: a core board having opposing first and second surfaces and a through-hole; a semiconductor chip received in the through-hole and having a first active surface and an opposing second active surface, wherein first electrode pads comprising signal pads, power pads, and ground pads are provided on the first active surface; a first dielectric layer provided on the first surface of the core board and the first active surface of the semiconductor chip and configured to fill a gap between the through-hole and the semiconductor chip so as to secure the semiconductor chip in position to the through-hole; and a first circuit layer disposed in the first dielectric layer so as to be flush with the first dielectric layer, provided with first conductive vias disposed in the first dielectric layer, and electrically connected to the first electrode pads.Type: GrantFiled: July 17, 2012Date of Patent: April 29, 2014Assignee: Unimicron Technology Corp.Inventor: Shih-Ping Hsu
-
Patent number: 8704101Abstract: In a manufacturing method of a package carrier, a substrate having an upper surface, a lower surface, and an opening communicating the two surfaces is provided. An electronic device is disposed inside the opening. A first insulation layer and a superimposed first metal layer are laminated on the upper surface; a second insulation layer and a superimposed second metal layer are laminated on the lower surface. The opening is filled with the first and second insulation layers. First blind holes, second blind holes, and a heat-dissipation channel are formed. A third metal layer is formed on the first and second blind holes and an inner wall of the heat-dissipation channel. A heat-conducting device is disposed inside the heat-dissipation channel and fixed into the heat-dissipation channel via an insulation material. The first and second metal layers are patterned to form a first patterned metal layer and a second patterned metal layer.Type: GrantFiled: July 2, 2012Date of Patent: April 22, 2014Assignee: Subtron Technology Co., Ltd.Inventor: Shih-Hao Sun
-
Publication number: 20140104798Abstract: Disclosed herein are a hybrid lamination substrate and a manufacturing method thereof. The hybrid lamination substrate includes: a core layer; at least one first insulating layer that is made of a photosensitive resin material and is formed on an upper portion, a lower portion, or upper and lower portions of the core layer; and at least one second insulating layer that is made of a non-photosensitive resin material and is formed on the upper portion, the lower portion, or the upper and lower portions of the core layer. Further, a package substrate including the same and a manufacturing method of a hybrid lamination substrate are proposed.Type: ApplicationFiled: October 16, 2013Publication date: April 17, 2014Applicant: Samsung Electro-Mechanics Co., Ltd.Inventors: Seung Wook Park, Dong Hwan LEE, Romero CHRISTIAN, Young Do KWEON, Jin Gu KIM
-
Publication number: 20140098505Abstract: An improved method for producing a PCB assembly requiring at least two different encapsulants is disclosed. The PCB assembly may have two or more separate regions in which electronic devices are attached. In each region, a unique encapsulant with different mechanical, electrical, physical and or chemical properties is used according to the particular requirements of the electronic devices in that region.Type: ApplicationFiled: October 5, 2012Publication date: April 10, 2014Applicant: Apple Inc.Inventor: John J. Baker
-
Patent number: 8692135Abstract: A wiring board is configured by stacking one or more conductor wiring layers and one or more insulating resin layers and comprising one or more metal vias configured to penetrate the insulating resin layer, wherein the boundary surface between the metal via and the insulating resin layer has a concavo-convex boundary cross-section structure in which the metal via and the insulating resin layer are engaged with each other.Type: GrantFiled: August 25, 2009Date of Patent: April 8, 2014Assignee: NEC CorporationInventors: Takuo Funaya, Shintaro Yamamichi, Daisuke Ohshima, Yoshiki Nakashima
-
Patent number: 8692391Abstract: Disclosed herein are an embedded ball grid array substrate and a manufacturing method thereof. The embedded ball grid array includes: a core layer having a cavity therein; a semiconductor device embedded in the cavity of the core layer; a first circuit layer having a circuit pattern including a wire bonding pad formed thereon; a second circuit layer having a circuit pattern including a solder ball pattern formed thereon; and a wire electrically connecting the semiconductor device to the wire bonding pad.Type: GrantFiled: December 17, 2010Date of Patent: April 8, 2014Assignee: Samsung Electro-Mechanics Co., Ltd.Inventors: Tae Sung Jeong, Doo Hwan Lee, Seung Eun Lee
-
Patent number: 8687370Abstract: A housing for a chip arrangement is provided, the housing including: a carrier including a first carrier side configured to receive a chip arrangement, a second carrier side and one or more through-holes extending from the first carrier side to the second carrier side; at least one electrical connector inserted through a through-hole, the at least one electrical connector arranged to extend from the second carrier side to the first carrier side; wherein the at least one electrical connector may include: a first portion on the first carrier side; a second portion on the first carrier side, wherein the first portion is configured to extend away from the first carrier side at an angle to the second portion; and a third portion on the second carrier side, wherein the third portion is configured to extend away from the second carrier side at an angle to the second portion.Type: GrantFiled: November 14, 2011Date of Patent: April 1, 2014Assignee: Infineon Technologies AGInventors: Stefan Landau, Joachim Mahler
-
Patent number: 8681510Abstract: A circuit board includes a first circuit area, a first processing unit and a conductive pattern. The first circuit area includes a plurality of first electrically contacts. The first processing unit, which includes a ball grid array (BGA) substrate, is disposed on the first circuit area and is electrically connected to the first electrically contacts. The BGA substrate has a plurality of solder balls and a bypass circuit. The conductive pattern is electrically connected to the first electrically contacts.Type: GrantFiled: January 14, 2011Date of Patent: March 25, 2014Assignee: Delta Electronics, Inc.Inventors: Chia-Chan Hu, Yuan-Ming Hsu
-
Publication number: 20140078704Abstract: A composite wiring circuit with electrical through connections and method of manufacturing the same. The composite wiring circuit includes a glass with first electrically-conducting through vias. The first electrically-conducting through vias pass from a top surface of the glass layer to a bottom surface of the glass layer. The composite wiring circuit further includes an interposer layer with second electrically-conducting through vias. The second electrically-conducting through vias pass from a top surface of the interposer layer to a bottom surface of the interposer layer. The second electrically-conducting through vias are electrically coupled to the first electrically-conducting through vias.Type: ApplicationFiled: September 20, 2012Publication date: March 20, 2014Applicant: International Business Machines CorporationInventors: Paul S. Andry, Evan G. Colgan, Robert L. Wisnieff
-
Publication number: 20140063764Abstract: An electronic component incorporated substrate includes a first substrate and a second substrate that are electrically connected to each other by a spacer unit. An electronic component is mounted on the first substrate and arranged between the first substrate and the second substrate. An encapsulating resin fills a space between the first substrate and the second substrate to encapsulate the electronic component. The spacer unit includes a stacked structure of a metal post and a solder ball stacked in a stacking direction of the first substrate and the second substrate. The spacer unit further includes an insulation layer that is formed on the second substrate and covers a side wall of the metal post.Type: ApplicationFiled: August 19, 2013Publication date: March 6, 2014Applicant: SHINKO ELECTRIC INDUSTRIES CO., LTD.Inventors: Koichi TANAKA, Nobuyuki KURASHIMA, Hajime IIZUKA, Satoshi SHIRAKI
-
Patent number: 8654538Abstract: A wiring board including a first substrate having a penetrating hole penetrating through the first substrate, a built-up layer formed on one surface of the first substrate and including multiple interlayer resin insulation layers and wiring layers, the built-up layer having an opening portion communicated with the penetrating hole of the first substrate and opened to the outermost surface of the built-up layer, an interposer accommodated in the opening portion of the built-up layer and including a second substrate and a wiring layer formed on the second substrate, the wiring layer of the interposer including multiple conductive circuits for being connected to multiple semiconductor elements, and a filler filling the opening portion of the built-up layer such that the interposer is held in the opening portion of the built-up layer. The opening portion of the built-up layer has a tapered portion tapering toward the outermost surface of the built-up layer.Type: GrantFiled: March 17, 2011Date of Patent: February 18, 2014Assignee: Ibiden Co., Ltd.Inventors: Takashi Kariya, Toshiki Furutani
-
Patent number: 8654536Abstract: The present invention relates to a method for the production of an expandable circuit carrier in which a starting material for an expandable substrate is applied on an electrically conductive foil which forms an expandable substrate layer which is connected to the foil, after which the foil is structured such that it forms a conductor structure having at least one expandable strip conductor. The present invention further relates to an expandable circuit carrier which can be produced by the method.Type: GrantFiled: November 15, 2007Date of Patent: February 18, 2014Assignee: Fraunhofer-Gesellschaft zur Forderung der Angewandten Forschung E.V.Inventors: Andreas Ostmann, Manuel Seckel, Thomas Löher, Dionysios Manessis, Rainer Patzelt
-
Patent number: 8644030Abstract: Computer modules with small thicknesses and associated methods of manufacturing are disclosed. In one embodiment, the computer modules can include a module substrate having a module material and an aperture extending at least partially into the module material. The computer modules can also include a microelectronic package carried by the module substrate. The microelectronic package includes a semiconductor die carried by a package substrate. At least a portion of the semiconductor die extends into the substrate material via the aperture.Type: GrantFiled: January 14, 2009Date of Patent: February 4, 2014Assignee: Micron Technology, Inc.Inventors: Kevin Gibbons, Tracy V. Reynolds, David J. Corisis
-
Patent number: 8619431Abstract: The present invention provides a three-dimensional System-In-Package (SIP) Package-On-Package (POP) structure comprising a support element formed around a first electronic device. A filling material is filled between the first electronic device and the support element. Signal channels are coupled to first die pads of the first electronic device. Conductive elements form signal connection between the first end of the signal channels and the second die pads of a second electronic device.Type: GrantFiled: December 22, 2010Date of Patent: December 31, 2013Assignee: ADL Engineering Inc.Inventors: Nan-Chun Lin, Ya-Yun Cheng
-
Publication number: 20130335937Abstract: A hybrid integrated circuit in a wafer level package for an implantable medical device includes one or more passive component windings formed, at least in part, along one or more routing layers of the package. The windings may be primary and secondary windings of a transformer, wherein all or part of a magnetic core thereof is embedded in a component layer of the wafer level package. If the core includes a part bonded to a surface of the package, that part of the core may be E-shaped with legs extending into the routing layers, and, in some cases, through the routing layers. Routing layers may be formed on both sides of the component layer to accommodate the transformer windings, in some instances.Type: ApplicationFiled: June 15, 2012Publication date: December 19, 2013Inventors: Mohsen Askarinya, Mark R. Boone, Andreas A. Fenner, Lejun Wang, Kenneth Heames
-
Patent number: 8598458Abstract: An electronic device includes an electronic component, a joining member to be mechanically joined with the electronic component, and a metal conductor located between the electronic component and the joining member to mechanically join the electronic component and the joining member. The metal conductor is made of porous noble metal to have pores, and includes an end surface without being covered by the electronic component and the joining member. Furthermore, a reinforcing resin is impregnated from the end surface of the metal conductor to the pores inside of the metal conductor, so as to mechanically reinforce the metal conductor.Type: GrantFiled: February 3, 2011Date of Patent: December 3, 2013Assignee: DENSO CORPORATIONInventors: Hiroshi Ishino, Takao Izumi, Kazuhiro Tsuruta, Nobuyuki Kato
-
Patent number: 8592691Abstract: A method for manufacturing a printed wiring board includes forming a metal film on a surface of an insulative board, a plating resist on the metal film, and a plated-metal film on the metal film exposed from the plating resist, covering a portion of the plated-metal film with an etching resist, etching to reduce thickness of the plated-metal film exposed from the etching resist, removing the etching and plating resists, and forming a wiring having a pad for wire-bonding an electrode of an electronic component and a conductive circuit thinner than the pad by removing the metal film exposed after the plating resist is removed, a solder-resist layer on the surface of the board and wiring, an opening in the layer exposing the pad and a portion of the circuit contiguous to the pad, and a metal coating on the pad and portion of the circuit exposed through the opening.Type: GrantFiled: January 12, 2010Date of Patent: November 26, 2013Assignee: Ibiden Co., Ltd.Inventors: Toru Furuta, Kotaro Takagi, Michio Ido, Akihiro Miyata, Fumitaka Takagi
-
Patent number: RE44629Abstract: The present invention involves a method of providing an integrated circuit package having a substrate with a vent opening. The integrated circuit package includes a substrate having an opening and an integrated circuit mounted to the substrate. An underfill material is dispensed between the substrate and the integrated circuit.Type: GrantFiled: November 30, 2004Date of Patent: December 10, 2013Assignee: Intel CorporationInventors: Suresh Ramalingam, Nagesh Vodrahalli, Michael J. Costello, Mun Leong Loke, Ravi V. Mahajan