Insulated Gate Devices Patents (Class 365/182)
-
Publication number: 20120134205Abstract: An operating method for a memory unit is provided, wherein the memory unit includes a well region, a select gate, a first gate, a second gate, an oxide nitride spacer, a first diffusion region, and a second diffusion region. The operating method for the memory unit comprises the following steps. During a programming operation, a breakdown voltage is coupled to the second diffusion region through a first channel region formed under the select gate. A programming voltage is sequentially or simultaneously applied to the first gate and the second gate to rupture a first oxide layer and a second oxide layer, wherein the first oxide layer is disposed between the first gate and the well region, and the second oxide layer is disposed between the second gate and the well region.Type: ApplicationFiled: February 6, 2012Publication date: May 31, 2012Applicant: EMEMORY TECHNOLOGY INC.Inventors: Hau-Yan Lu, Hsin-Ming Chen, Ching-Sung Yang
-
Publication number: 20120113712Abstract: A method of maintaining the data state of a semiconductor dynamic random access memory cell is provided, wherein the memory cell comprises a substrate being made of a material having a first conductivity type selected from p-type conductivity type and n-type conductivity type; a first region having a second conductivity type selected from the p-type and n-type conductivity types, the second conductivity type being different from the first conductivity type; a second region having the second conductivity type, the second region being spaced apart from the first region; a buried layer in the substrate below the first and second regions, spaced apart from the first and second regions and having the second conductivity type; a body region having the first conductivity type; and a gate positioned between the first and second regions and adjacent the body region.Type: ApplicationFiled: September 26, 2011Publication date: May 10, 2012Inventor: Yuniarto Widjaja
-
Publication number: 20120092925Abstract: A vertical capacitor-less DRAM cell is described, including: a source layer having a first conductivity type, a storage layer disposed on the source layer and having a second conductivity type, an active layer disposed on the storage layer and having the first conductivity type, a drain layer disposed on the active layer and having the second conductivity type, an address gate disposed beside the active layer and separated from the same by a first gate dielectric layer, and a storage gate disposed beside the storage layer and separated from the same by a second gate dielectric layer. The DRAM cell can be written by turning on the MOSFET formed by the storage layer, the active layer, the drain layer, the first gate dielectric layer and the address gate to inject carriers into the storage layer from the active layer.Type: ApplicationFiled: October 15, 2010Publication date: April 19, 2012Applicant: POWERCHIP TECHNOLOGY CORPORATIONInventors: Hui-Huang Chen, Chih-Yuan Chen, Chun-Cheng Chen, Ching-Ching Tsai, Ting-Jyun He, Tai-Liang Hsiung
-
Patent number: 8159873Abstract: There is provided a semiconductor integrated circuit including a state detection enhancement circuit which includes an input terminal and an output terminal and has a function of generating an electric potential of a magnitude capable of performing nonvolatile memory writing into a nonvolatile memory circuit based on an electric potential input to the input terminal and outputting the electric potential of the magnitude to the output terminal, and the nonvolatile memory circuit has a nonvolatile memory function and an input terminal of the nonvolatile memory circuit is connected to the output of the state detection enhancement circuit.Type: GrantFiled: October 29, 2007Date of Patent: April 17, 2012Assignee: National Institute of Advanced Industrial Science and TechnologyInventors: Mitsue Takahashi, Shigeki Sakai
-
Publication number: 20120081976Abstract: A method for performing a holding operation to a semiconductor memory array having rows and columns of memory cells, includes: applying an electrical signal to buried regions of the memory cells, wherein each of the memory cells comprises a floating body region defining at least a portion of a surface of the memory cell, the floating body region having a first conductivity type; and wherein the buried region of each memory cell is located within the memory cell and located adjacent to the floating body region, the buried region having a second conductivity type.Type: ApplicationFiled: October 4, 2010Publication date: April 5, 2012Applicant: Zeno Semiconductor Inc.Inventors: Yuniarto Widjaja, Zvi Or-Bach
-
Publication number: 20120075928Abstract: In a semiconductor layer, information is written by applying a first potential to a first electrode, applying a second potential that is lower than the first potential to all of back gate electrodes, applying a third potential that is higher than the first potential to the first to (i?1)th front gate electrodes, and applying a fourth potential that is between the second and third potentials to the ith and subsequent front gate electrodes, where “i” is a positive integer and identifies a specific location to which information is to be written.Type: ApplicationFiled: September 28, 2011Publication date: March 29, 2012Applicant: KABUSHIKI KAISHA TOSHIBAInventors: Jun Fujiki, Kiwamu Sakuma, Naoki Yasuda, Yukio Nakabayashi, Masumi Saitoh
-
Publication number: 20120063198Abstract: In some embodiments, a memory cell includes a transistor gate spaced from a channel region by gate dielectric; a source region on one side of the channel region; and a drain region on an opposing side of the channel region from the source region. The channel region has phase change material adjacent the drain region. In some embodiments, the phase change material may be adjacent both the source region and the drain region. Some embodiments include methods of programming a memory cell that has phase change material adjacent a drain region. An inversion layer is formed within the channel region adjacent the gate dielectric, with the inversion layer having a pinch-off region within the phase change material adjacent the drain region. Hot carriers (for instance, electrons) within the pinch-off region are utilized to change a phase within the phase change material.Type: ApplicationFiled: November 16, 2011Publication date: March 15, 2012Applicant: MICRON TECHNOLOGY INC.Inventor: Jun Liu
-
Patent number: 8130548Abstract: A semiconductor memory cell includes a floating body region configured to be charged to a level indicative of a state of the memory cell; a first region in electrical contact with said floating body region; a second region in electrical contact with said floating body region and spaced apart from said first region; a gate positioned between said first and second regions; and a back-bias region configured to inject charge into or extract charge out of said floating body region to maintain said state of the memory cell. Application of back bias to the back bias region offsets charge leakage out of the floating body and performs a holding operation on the cell. The cell may be a multi-level cell. Arrays of memory cells are disclosed for making a memory device.Type: GrantFiled: June 9, 2010Date of Patent: March 6, 2012Assignee: ZENO Semiconductor, Inc.Inventors: Yuniarto Widjaja, Zvi Or-Bach
-
Patent number: 8125824Abstract: A nanotube random access memory (NRAM) structure is provided. The structure includes a substrate, a gate electrode disposed in the substrate, and a first nanotube fabric disposed on the substrate. The first nanotube fabric has a channel region spaced apart from the gate electrode by a portion of the substrate. The structure also includes a drain contact contacting the first nanotube fabric. The structure also includes a second nanotube fabric disposed on the substrate, and is adjacent and connected to the first nanotube fabric. The structure also includes a source contact contacting the second nanotube fabric. The first nanotube fabric is a high-voltage fabric compared to the second nanotube fabric such that when a voltage is applied across the first nanotube fabric and the second nanotube fabric via the drain contact and the source contact, the second nanotube fabric is permitted to switch without switching the first nanotube fabric.Type: GrantFiled: September 2, 2010Date of Patent: February 28, 2012Assignee: Lockheed Martin CorporationInventors: Jonathan W. Ward, Adrian N. Robinson, Scott Anderson
-
Publication number: 20120020144Abstract: A semiconductor device is disclosed in which a signal line and a drive circuit driving the signal line in response to a signal to be transmitted are provided. A transistor of a floating body type is further provided that includes a gate, a source, a drain, and a body between the source and drain which is brought into an electrically floating state. The gate is connected to the signal line, and at least one of the source and drain is connected to a control node that is supplied with a control signal. The control signal is configured to receive a control signal that changes from the first level to a second level during the period of time when the drive circuit is driving the signal node.Type: ApplicationFiled: July 15, 2011Publication date: January 26, 2012Applicant: ELPIDA MEMORY, INC.Inventor: Soichiro YOSHIDA
-
Publication number: 20120014178Abstract: A nonvolatile semiconductor memory device and a method of reusing the same that allow a good use of the semiconductor device without degrading characteristics even when reused. The semiconductor memory device comprises information holding means for holding information that indicates an operation mode of said memory cell array, a decoder for generating, to said memory cell array, a selection signal to designate at least a read address of said memory cell array in accordance with an address signal that comprises plural bits; and mode setting means for fixing a logical value of at least one bit of said plural bits of said address signal in accordance with the information held by said information holding means, and supplying said address signal, on which fixing of the logical value is effected, to said decoder.Type: ApplicationFiled: July 8, 2011Publication date: January 19, 2012Applicant: OKI SEMICONDUCTOR CO., LTD.Inventors: Yuji NAGASHIMA, Bunsho Kuramori, Hiroyuki Tanikawa
-
Publication number: 20120002467Abstract: A semiconductor device along with circuits including same and methods of operating same are disclosed. In one particular embodiment, the device may comprise a memory cell including a transistor. The transistor may comprise a gate, an electrically floating body region, and a source region and a drain region adjacent the body region. Data stored in memory cells of the device may be refreshed during hold operations.Type: ApplicationFiled: September 2, 2011Publication date: January 5, 2012Applicant: Micron Technology, Inc.Inventors: Serguei Okhonin, Mikhail Nagoga
-
Publication number: 20110317486Abstract: Multi-gate metal-oxide-semiconductor (MOS) transistors and methods of operating such multi-gate MOS transistors are disclosed. In one embodiment, the multi-gate MOS transistor comprises a first gate associated with a first body factor and comprising a first gate electrode for applying a first gate voltage, and a second gate associated with a second body factor greater than or equal to the first body factor and comprising a second gate electrode for applying a second gate voltage. The multi-gate MOS transistor further comprises a body of semiconductor material between the first dielectric layer and the second dielectric layer, where the semiconductor body comprises a first channel region located close to the first dielectric layer and a second channel region located close to the second dielectric layer. The multi-gate MOS transistor still further comprises a source region and a drain region each having a conductivity type different from a conductivity type of the body.Type: ApplicationFiled: June 24, 2011Publication date: December 29, 2011Applicant: IMECInventors: Zhichao Lu, Nadine Collaert, Marc Aoulaiche, Malgorzata Jurczak
-
Publication number: 20110317485Abstract: The present disclosure provides a static random access memory (SRAM) cell. The SRAM cell includes a first and a second pull-up devices; a first and a second pull-down devices configured with the first and second pull-up devices to form two cross-coupled inverters for data storage; and a first and second pass-gate devices configured with the two cross-coupled inverters to form a port for data access, wherein the first and second pull-down devices each includes a first channel doping feature of a first doping concentration, and the first and second pass-gate devices each includes a second channel doping feature of a second doping concentration greater than the first doping concentration.Type: ApplicationFiled: June 25, 2010Publication date: December 29, 2011Applicant: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventor: Jhon Jhy Liaw
-
Patent number: 8085594Abstract: A semiconductor device along with circuits including the same and methods of operating the same are described. The device comprises a memory cell consisting essentially of one transistor. The transistor comprises a gate, an electrically floating body region, and a source region and a drain region adjacent the body region. The device includes data sense circuitry coupled to the memory cell. The data sense circuitry comprises a word line coupled to the gate region and a bit output coupled to the source region or the drain region.Type: GrantFiled: May 30, 2008Date of Patent: December 27, 2011Assignee: Micron Technology, Inc.Inventors: Serguei Okhonin, Mikhail Nagoga, Cedric Bassin
-
Patent number: 8072807Abstract: A FLOTOX EEPROM of the invention includes: a plurality of floating gates 11 arranged in array, each having a tunnel window 12 and allowing electron injection and extraction via the tunnel window; a plurality of select gates 13 provided in one-on-one correspondence to the plural floating gates 11; a control gate 16 shared by the plural floating gates 11; a source 17 shared by the plural floating gates 11; and a drain 18 shared by the plural floating gates 11. Therefore, the FLOTOX EEPROM does not encounter the decrease of junction breakdown voltage of a drain region, allowing the application of sufficiently high write voltage. Further, cell area can be reduced.Type: GrantFiled: April 2, 2008Date of Patent: December 6, 2011Assignee: Rohm Co., Ltd.Inventor: Yushi Sekiguchi
-
Publication number: 20110267873Abstract: Non-volatile memory with programmable capacitance is disclosed. Illustrative data memory units include a substrate including a source region and a drain region. A first insulating layer is over the substrate. A second insulating layer is over the substrate and between the source region and drain region. A solid electrolyte layer is between the first insulating layer and second insulating layer. The solid electrolyte layer has a capacitance that is controllable between at least two states. A first electrode is electrically coupled to a first side of the solid electrolyte layer and is electrically coupled to a voltage source. A second electrode is electrically coupled to a second side of the solid electrolyte layer and is electrically coupled to the voltage source. Multi-bit memory units are also disclosed.Type: ApplicationFiled: June 2, 2011Publication date: November 3, 2011Applicant: SEAGATE TECHNOLOGY LLCInventors: Shuiyuan Huang, Xuguang Wang, Dimitar V. Dimitrov, Michael Tang, Song S. Xue
-
Patent number: 8044489Abstract: A semiconductor device having a phase-change memory cell comprises an interlayer dielectric film formed of, for example, SiOF formed on a select transistor formed on a main surface of a semiconductor substrate, a chalcogenide material layer formed of, for example, GeSbTe extending on the interlayer dielectric film, and a top electrode formed on the chalcogenide material layer. A fluorine concentration in an interface between the interlayer dielectric film and the chalcogenide material layer is higher than a fluorine concentration in an interface between the chalcogenide material layer and the top electrode.Type: GrantFiled: February 28, 2006Date of Patent: October 25, 2011Assignee: Renesas Electronics CorporationInventor: Yuichi Matsui
-
Publication number: 20110242898Abstract: A non-volatile memory (NVM) cell structure comprises a PMOS program transistor having source, drain and bulk region electrodes and a gate electrode that is connected to a data storage node; an NMOS control transistor having source, drain and bulk region electrodes that are commonly-connected to receive a control voltage and a gate electrode that is connected to the data storage node; a PMOS erase transistor having source, drain and bulk region electrodes that are commonly-connected to receive an erase voltage and a gate electrode that is connected to the data storage node; and an NMOS read transistor having source, drain and bulk region electrodes and a gate electrode connected to the data storage node.Type: ApplicationFiled: March 31, 2010Publication date: October 6, 2011Inventors: Pavel Poplevine, Ernes Ho, Hengyang James Lin, Andrew J. Franklin
-
Patent number: 7995369Abstract: This disclosure concerns a semiconductor memory device including bit lines; word lines; semiconductor layers arranged to correspond to crosspoints of the bit lines and the word lines; bit line contacts connecting between a first surface region and the bit lines, the first surface region being a part of a surface region of the semiconductor layers directed to the word lines and the bit lines; and a word-line insulating film formed on a second surface region adjacent to the first surface region, the second surface region being a part of out of the surface region, the word-line insulating film electrically insulating the semiconductor layer and the word line, wherein the semiconductor layer, the word line and the word-line insulating film form a capacitor, and when a potential difference is given between the word line and the bit line, the word-line insulating film is broken in order to store data.Type: GrantFiled: December 11, 2008Date of Patent: August 9, 2011Assignee: Kabushiki Kaisha ToshibaInventors: Yoshihiro Minami, Ryo Fukuda, Takeshi Hamamoto
-
Patent number: 7983065Abstract: A three-dimensional array especially adapted for memory elements that reversibly change a level of electrical conductance in response to a voltage difference being applied across them. Memory elements are formed across a plurality of planes positioned different distances above a semiconductor substrate. Bit lines to which the memory elements of all planes are connected are oriented vertically from the substrate and through the plurality of planes.Type: GrantFiled: April 8, 2009Date of Patent: July 19, 2011Assignee: Sandisk 3D LLCInventor: George Samachisa
-
Publication number: 20110170344Abstract: A semiconductor device includes a sub word line driver. A first sub word line and a second sub word line transmit an operation signal to a memory cell. A main word line optionally sends the operation signal to the first sub word line and the second sub word line. A switching transistor is disposed between the first sub word line and the second sub word line. A gate of the switching transistor is connected the main word line.Type: ApplicationFiled: October 25, 2010Publication date: July 14, 2011Inventors: KYO-SUK CHAE, Satoru Yamada, Hyuk-joon Kwon, Won-kyung Park, Hyoung-ho Ko
-
Publication number: 20110128781Abstract: A semiconductor memory circuit includes a memory cell array having a plurality of memory cells arranged in a row direction and a column direction; a row selecting unit for selecting the memory cells of the memory cell array aligned in the row direction; a column selecting unit for selecting the memory cells of the memory cell array aligned in the column direction; a plurality of main bit lines for outputting data of the memory cells; a data reading unit for reading data of one of the memory cells selected with the row selecting unit and the column selecting unit; a first multiplexer for connecting one of the main bit lines connected to the memory cell to the data reading unit; and a second multiplexer for connecting an adjacent main bit line situated adjacently outside the main bit line to a charging/discharging voltage source for setting at a specific voltage.Type: ApplicationFiled: November 26, 2010Publication date: June 2, 2011Inventor: Nobukazu MURATA
-
Publication number: 20110116310Abstract: A semiconductor device includes: a source line; a bit line; a word line; a memory cell connected to the bit line and the word line; a driver circuit which drives a plurality of second signal lines and a plurality of word lines so as to select the memory cell specified by an address signal; a potential generating circuit which generates a writing potential and a plurality of reading potentials to supply to a writing circuit and a reading circuit; and a control circuit which selects one of a plurality of voltages for correction on a basis of results of the reading circuit comparing a potential of the bit line with the plurality of reading potentials.Type: ApplicationFiled: November 12, 2010Publication date: May 19, 2011Applicant: SEMICONDUCTOR ENERGY LABORATORY CO., LTD.Inventors: Shunpei Yamazaki, Jun Koyama, Kiyoshi Kato
-
Publication number: 20110110145Abstract: An object is to provide a semiconductor device having a novel structure. A first wiring; a second wiring; a third wiring, a fourth wiring; a first transistor including a first gate electrode, a first source electrode, and a first drain electrode; a second transistor including a second gate electrode, a second source electrode, and a second drain electrode are included. The first transistor is provided over a substrate including a semiconductor material and a second transistor includes an oxide semiconductor layer.Type: ApplicationFiled: November 2, 2010Publication date: May 12, 2011Applicant: SEMICONDUCTOR ENERGY LABORATORY CO., LTD.Inventors: Shunpei Yamazaki, Jun Koyama, Kiyoshi Kato
-
Publication number: 20110096596Abstract: A semiconductor memory device includes: a memory cell array provided with a plurality of memory cells in a matrix; and a power supply circuit configured to supply an intermediate voltage between a power supply voltage and a ground voltage to each of the plurality of memory cells. The power supply circuit includes: a first intermediate voltage generating circuit configured to generate a first intermediate voltage between the power supply voltage and the ground voltage; a second intermediate voltage generating circuit configured to generate a second intermediate voltage between the power supply voltage and the ground voltage; a first output node to which the first intermediate voltage is supplied; a second output node to which the second intermediate voltage is supplied; and a connection control circuit provided between the first output node and the second output node.Type: ApplicationFiled: October 26, 2010Publication date: April 28, 2011Inventors: Hiroyuki Takahashi, Naoki Ookuma
-
Patent number: 7929332Abstract: The semiconductor memory device includes an initialization memory cell having a first inverter circuit including a first transistor and a second transistor, and a second inverter circuit whose input portion is connected to an output portion of the first inverter circuit and output portion is connected to an input portion of the first inverter circuit, and including a third transistor and a fourth transistor. An absolute value of a threshold voltage of the third transistor is smaller than that of the first transistor.Type: GrantFiled: June 23, 2008Date of Patent: April 19, 2011Assignee: Semiconductor Energy laboratory Co., Ltd.Inventor: Masashi Fujita
-
Patent number: 7929343Abstract: Methods, devices, and systems are disclosed relating to a memory cell having a floating body. A memory cell includes a transistor comprising a drain and a source each formed in silicon and a gate positioned between the drain and the source. The memory cell may further include a bias gate recessed into the silicon and positioned between an isolation region and the transistor. In addition, the bias gate may be configured to be operably coupled to a bias voltage. The memory cell may also include a floating body within the silicon. The floating body may include a first portion adjacent the source and the drain and vertically offset from the bias gate and a second portion coupled to the first portion. Moreover, the bias gate may be formed adjacent to the second portion.Type: GrantFiled: April 7, 2009Date of Patent: April 19, 2011Assignee: Micron Technology, Inc.Inventor: Sanh D. Tang
-
Patent number: 7923715Abstract: A nonvolatile nanoionic switch is disclosed. A thin layer of chalcogenide glass engages a substrate and a metal selected from the group of silver and copper photo-dissolved in the chalcogenide glass. A first oxidizable electrode and a second inert electrode engage the chalcogenide glass and are spaced apart from each other forming a gap therebetween. A direct current voltage source is applied with positive polarity applied to the oxidizable electrode and negative polarity applied to the inert electrode which electrodeposits silver or copper across the gap closing the switch. Reversing the polarity of the switch dissolves the electrodeposited metal and returns it to the oxidizable electrode. A capacitor arrangement may be formed with the same structure and process.Type: GrantFiled: December 16, 2008Date of Patent: April 12, 2011Assignee: The United States of America as represented by the Administrator of National Aeronautics and Space AdministrationInventors: James Nessel, Richard Lee
-
Patent number: 7911844Abstract: A non-volatile semiconductor storage device includes: a memory cell array having memory cells arranged therein, the memory cells storing data in a non-volatile manner; and a plurality of transfer transistors transferring a voltage to the memory cells, the voltage to be supplied for data read, write and erase operations with respect to the memory cells. Each of the transfer transistors includes: a gate electrode formed on a semiconductor substrate via a gate insulation film; and diffusion layers formed to sandwich the gate electrode therebetween and functioning as drain/source layers. Upper layer wirings are provided above the diffusion layers and provided with a predetermined voltage to prevent depletion of the diffusion layers at least when the transfer transistors become conductive.Type: GrantFiled: December 18, 2008Date of Patent: March 22, 2011Assignee: Kabushiki Kaisha ToshibaInventors: Dai Nakamura, Hiroyuki Kutsukake, Kenji Gomikawa, Takeshi Shimane, Mitsuhiro Noguchi, Koji Hosono, Masaru Koyanagi, Takashi Aoi
-
Publication number: 20110051526Abstract: A memory structure includes a first memory cell and a second memory cell located at an identical bit line and adjacent to the first memory cell. Each memory cell includes a substrate, a source, a drain, a charge storage device, and a gate. A method for programming the memory structure includes respectively providing a first gate biasing voltage and a second gate biasing voltage to the gates of the first memory cell and the second memory cell, boosting an absolute value of a channel voltage of the first memory cell to generate electron and hole pairs at the drain of the second memory cell through gate-induced drain leakage or band-to-band tunneling, and injecting the hole of the generated electron and hole pairs into the charge storage device of the first memory cell to program the first memory cell.Type: ApplicationFiled: November 11, 2010Publication date: March 3, 2011Inventors: Riichiro Shirota, Ching-Hsiang Hsu, Cheng-Jye Liu
-
Patent number: 7897440Abstract: A semiconductor device may comprise a plurality of memory cells. A memory cell may comprise a thyristor, at least a portion of which is formed in a pillar of semiconductor material. The pillar may comprise sidewalls defining a cylindrical circumference of a first diameter. In a particular embodiment, the pillars associated with the plurality of memory cells may define rows and columns of an array. In a further embodiment, a pillar may be spaced by a first distance of magnitude up to the first diameter relative to a neighboring pillar within its row. In an additional further embodiment, the pillar may be spaced by a second distance of a magnitude up to twice the first diameter, relative to a neighboring pillar within its column.Type: GrantFiled: November 24, 2008Date of Patent: March 1, 2011Assignee: T-RAM Semiconductor, Inc.Inventor: Andrew E. Horch
-
Publication number: 20110038201Abstract: There is provided a semiconductor integrated circuit including a state detection enhancement circuit which includes an input terminal and an output terminal and has a function of generating an electric potential of a magnitude capable of performing nonvolatile memory writing into a nonvolatile memory circuit based on an electric potential input to the input terminal and outputting the electric potential of the magnitude to the output terminal, and the nonvolatile memory circuit has a nonvolatile memory function and an input terminal of the nonvolatile memory circuit is connected to the output of the state detection enhancement circuit.Type: ApplicationFiled: October 29, 2007Publication date: February 17, 2011Applicant: NATIONAL INSTITUTE OF ADVANCED IND.SCI AND TECHInventors: Mitsue Takahashi, Shigeki Sakai
-
Publication number: 20110032756Abstract: An integrated circuit including a link or string of semiconductor memory cells, wherein each memory cell includes a floating body region for storing data. The link or siring includes at least one contact configured to electrically connect the memory cells to at least one control line, and the number of contacts in the string or link is the same as or less than the number of memory cells in the string or link.Type: ApplicationFiled: October 4, 2010Publication date: February 10, 2011Inventor: Yuniarto Widjaja
-
Publication number: 20110026305Abstract: A non-volatile memory cell and associated method of use are disclosed. In accordance with various embodiments, the memory cell includes a switching device and a resistive sense element (RSE) connected in series between first and second control lines. The first control line is supplied with a variable voltage and the second control line is maintained at a fixed reference voltage. A first resistive state of the RSE is programmed by lowering the variable voltage of the first control line below the fixed reference voltage of the second control line to flow a body-drain current through the switching device. A different, second resistive state of the RSE is programmed by raising the variable voltage of the first control line above the fixed reference voltage to flow a drain-source current through the switching device.Type: ApplicationFiled: October 12, 2010Publication date: February 3, 2011Applicant: SEAGATE TECHNOLOGY LLCInventors: Daniel S. Reed, Yong Lu, Andrew John Carter, Hai Li
-
Patent number: 7880160Abstract: A memory includes a first tunneling field effect transistor including a first drain and a first source, the first drain coupled to a first resistive memory element. The memory includes a second tunneling field effect transistor including a second drain and sharing the first source, the second drain coupled to a second resistive memory element. The memory includes a first region coupled to the first source for providing a source node.Type: GrantFiled: May 22, 2006Date of Patent: February 1, 2011Assignee: Qimonda AGInventor: Thomas Nirschl
-
Publication number: 20110019469Abstract: A semiconductor memory includes a memory cell array area having a memory cell, a word line contact area adjacent to the memory cell array area, a word line arranged straddling the memory cell array area and the word line contact area, a contact hole provided on the word line in the word line contact area, and a word line driver connected to the word line via the contact hole. A size of the contact hole is larger than a width of the word line, and the lowest parts of the contact hole exist on a position lower than a top surface of the word line and higher than a bottom surface of the word line.Type: ApplicationFiled: September 30, 2010Publication date: January 27, 2011Inventors: Yoshiko Kato, Mitsuhiro Noguchi
-
Patent number: 7876610Abstract: A plurality of first transistors formed on a substrate share a gate electrode. Isolation regions isolate the plurality of first transistors from one another. In the region where the plurality of first transistors, an impurity region is formed in such a manner that it includes the source and drain regions of the plurality of first transistors and that the depth of the impurity region is greater than the depth of the source and drain regions. The impurity region sets the threshold voltage of the first transistors.Type: GrantFiled: February 5, 2007Date of Patent: January 25, 2011Assignee: Kabushiki Kaisha ToshibaInventors: Kenji Gomikawa, Mitsuhiro Noguchi
-
Publication number: 20100322011Abstract: According to one embodiment, a semiconductor memory device includes memory cells, a memory cell array, a word line, a bit line, a source line, a row decoder, a sense amplifier, and a first MOS transistor. The word line is connected to gates of the memory cells. The bit line is electrically connected to drains of the memory cells. The source line is electrically connected to sources of the memory cells. The row decoder selects the word line. The sense amplifier senses and amplifies data read onto the bit line in a read operation. The first MOS transistor is capable of connecting a well region where the memory cells are formed with the source line and is arranged between the row decoder or the sense amplifier and the memory cell array.Type: ApplicationFiled: June 10, 2010Publication date: December 23, 2010Inventor: Toshiaki Edahiro
-
Patent number: 7843740Abstract: A method for driving a nonvolatile semiconductor memory device is provided. The nonvolatile semiconductor memory device includes a semiconductor layer having a channel, a first insulating film provided on the channel, a floating electrode provided on the first insulating film, a second insulating film provided on the floating electrode, and a gate electrode provided on the second insulating film, and changes its data memory state by injection of charges into the floating electrode.Type: GrantFiled: November 11, 2008Date of Patent: November 30, 2010Assignee: Kabushiki Kaisha ToshibaInventor: Jun Fujiki
-
Patent number: 7838942Abstract: A semiconductor structure that includes at least one logic device region and at least one static random access memory (SRAM) device region wherein each device region includes a double gated field effect transistor (FET) wherein the back gate of each of the FET devices is doped to a specific level so as to improve the performance of the FET devices within the different device regions is provided. In particular, the back gate within the SRAM device region is more heavily doped than the back gate within the logic device region. In order to control short channel effects, the FET device within the logic device region includes a doped channel, while the FET device within the SRAM device region does not. A none uniform lateral doping profile with a low net doping beneath the source/drain regions and a high net doping underneath the channel would provide additional SCE control for the logic device.Type: GrantFiled: June 23, 2008Date of Patent: November 23, 2010Assignee: International Business Machines CorporationInventors: Robert H. Dennard, Wilfried E. Haensch, Arvind Kumar, Robert J. Miller
-
Publication number: 20100290284Abstract: An integrated circuit structure includes an electrically erasable programmable read-only memory (EEPROM) array, which includes EEPROM cells arranged as rows and columns; a plurality of word-lines and a plurality of drain-lines extending in a column direction, and a plurality of source-lines extending in a row direction. Each of the plurality of word-lines is connected to control gates of the EEPROM cells in a same column. Each of the plurality of drain-lines is connected to drains of the EEPROM cells in a same column, wherein none of the plurality of drain-lines are shared by neighboring columns of the EEPROM cells. Each of the plurality of source-lines is connected to sources of the EEPROM cells in a same row.Type: ApplicationFiled: February 19, 2010Publication date: November 18, 2010Applicant: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Chun-Pei Wu, Chia-Ta Shieh, Chih-Wei Hung, Mars Chen
-
Patent number: 7833822Abstract: A microelectronic device includes: at least one cell or element including at least one first electrode, at least one second electrode, and at least one stack of thin layers between the first electrode and the second electrode. The stack includes at least one doped chalcogenide layer capable of forming a solid electrolyte, the doped chalcogenide layer being provided on and in contact with the first electrode; at least one interface layer provided on and in contact with the doped chalcogenide layer, the interface layer being based on a material different from the chalcogenide, the material being carbon or carbon comprising a metallic additive or a semiconducting additive; and at least one metallic ion donor layer provided on and in contact with the interface layer, the metallic ion donor layer being an ion source for the solid electrolyte.Type: GrantFiled: December 21, 2006Date of Patent: November 16, 2010Assignee: Commissariat A l'Energie AtomiqueInventors: Cyril Dressler, Véronique Sousa
-
Patent number: 7826261Abstract: A semiconductor memory device (1) has a FET (10) (first field-effect transistor), a FET (20) (second field-effect transistor), a contact plug (32) (first conductive plug), contact plugs (34) (second conductive plugs), and a detection circuit (50). The FET (20) is provided in a double well (40). M (m is a natural number) contact plugs (32) are connected to a diffusion layer (22) of the FET (20) while n (n is a natural number) contact plugs (34) are connected to a diffusion layer (24). Here, m is smaller than n. The detection circuit (50) detects the difference between the output of the FET (10) and the output of the FET (20).Type: GrantFiled: June 6, 2008Date of Patent: November 2, 2010Assignee: NEC Electronics CorporationInventor: Toshinori Fukai
-
Publication number: 20100254186Abstract: Methods, devices, and systems are disclosed relating to a memory cell having a floating body. A memory cell includes a transistor comprising a drain and a source each formed in silicon and a gate positioned between the drain and the source. The memory cell may further include a bias gate recessed into the silicon and positioned between an isolation region and the transistor. In addition, the bias gate may be configured to be operably coupled to a bias voltage. The memory cell may also include a floating body within the silicon. The floating body may include a first portion adjacent the source and the drain and vertically offset from the bias gate and a second portion coupled to the first portion. Moreover, the bias gate may be formed adjacent to the second portion.Type: ApplicationFiled: April 7, 2009Publication date: October 7, 2010Applicant: Micron Technology, Inc.Inventor: Sanh D. Tang
-
Publication number: 20100246269Abstract: Embodiments of tunneling barriers and methods for same can embed modules exhibiting a monodispersion characteristic into a dielectric layer (e.g., between first and second layers forming a dielectric layer). In one embodiment, by embedding C60 molecules inbetween first and second insulating layers forming a dielectric layer, a field sensitive tunneling barrier can be implemented. In one embodiment, the tunneling barrier can be between a floating gate and a channel in a semiconductor structure. In one embodiment, a tunneling film can be used in nonvolatile memory applications where C60 provides accessible energy levels to prompt resonant tunneling through the dielectric layer upon voltage application.Type: ApplicationFiled: March 26, 2010Publication date: September 30, 2010Applicant: Cornell UniversityInventors: Edwin C. Kan, Tuo-Hung Hou
-
Patent number: 7804714Abstract: A system and method are disclosed for providing an electrically programmable read only memory (EPROM) in which each memory cell comprises an NMOS select transistor with a thick gate oxide and a PMOS breakdown transistor with a thin gate oxide. The source of the NMOS transistor and the source, drain and N well of the PMOS transistor are connected. The gate of the PMOS transistor is grounded. Under the control of the NMOS transistor, a programming voltage pulse is passed to the N well of the PMOS transistor of a selected memory cell. The magnitude of the voltage is sufficient to break the thin gate oxide of the PMOS transistor without damaging the NMOS transistor. Because the memory state of the memory cell depends on the breakdown status of the PMOS transistor, the data may be retained in the memory cell for an unlimited period of time.Type: GrantFiled: February 21, 2007Date of Patent: September 28, 2010Assignee: National Semiconductor CorporationInventors: Jiankang Bu, William S. Belcher, David Courtney Parker
-
Publication number: 20100232225Abstract: A semiconductor storage device has a sense amplifier.Type: ApplicationFiled: March 15, 2010Publication date: September 16, 2010Applicant: KABUSHIKI KAISHA TOSHIBAInventors: Yuya Suzuki, Toshiki Hisada, Yoshikazu Hosomura
-
Publication number: 20100232231Abstract: An operation scheme for operating stably a semiconductor nonvolatile memory device is provided. When hot-hole injection is conducted in the semiconductor nonvolatile memory device of a split gate structure, the hot-hole injection is verified using a crossing point that does not change with time. Thus, an erased state can be verified without being aware of any time-varying changes. Also, programming or programming/erasure is conducted by repeating pulse voltage or multi-step voltage application to a gate section multiple times.Type: ApplicationFiled: May 25, 2010Publication date: September 16, 2010Inventors: Digh HISAMOTO, Kan Yasui, Tetsuya Ishimaru, Shinichiro Kimura, Daisuke Okada
-
Patent number: 7791109Abstract: A local interconnect is formed with a gate conductor line that has an exposed sidewall on an active area of a semiconductor substrate. The exposes sidewall comprises a silicon containing material that may form a silicide alloy upon silicidation. During a silicidation process, a gate conductor sidewall silicide alloy forms on the exposed sidewall of the gate conductor line and an active area silicide is formed on the active area. The two silicides are joined to provide an electrical connection between the active area and the gate conductor line. Multiple sidewalls may be exposed on the gate conductor line to make multiple connections to different active area silicides.Type: GrantFiled: March 29, 2007Date of Patent: September 7, 2010Assignee: International Business Machines CorporationInventors: Clement H. Wann, Haining S. Yang