Multiple Values (e.g., Analog) Patents (Class 365/185.03)
  • Patent number: 10182438
    Abstract: Methods and apparatuses providing a visual metric of the efficiency of a network of devices communicating through a wireless access point (AP). These apparatuses and methods may also determine and display pseudo-dynamic error vector magnitude (EVM) information for a network of wireless stations, including displaying a pseudo-dynamic constellation diagrams using EVM information. These methods and apparatuses may transmit a plurality of sounding packets from each of one or more radio devices different modulation types (e.g., BPSK, QPSK, 16QAM, 64QAM, 256QAM and 1024QAM), and receiving at least some of the sounding packets at a second radio device (e.g., an access point) and determining EVM information from the received sounding packets, and displaying (or providing for display) a constellation diagram including pseudo-dynamic EVM information that is a constrained approximation of actual EVM information.
    Type: Grant
    Filed: June 29, 2015
    Date of Patent: January 15, 2019
    Assignee: Ubiquiti Networks, Inc.
    Inventors: Sriram Dayanandan, Vish Ponnampalam, Robert J. Pera
  • Patent number: 10175890
    Abstract: The present disclosure generally relates to methods of reading data from a memory device using non-binary ECCs. The memory device includes multiple memory cells where each memory cell has multiple pages that are arranged in distinct layouts for physical addresses thereof. When a read request is received from a host device to obtain data from a specific page of a specific memory cell of a memory device, rather than reading the data from all pages of the memory cell, the data can be read from just the desired page and then decoded. Following decoding, the data can be delivered to the host device. Because only the data from a specific page of a memory cell is read, rather than the entire memory cell, the read latency is reduced when compared to reading the entire memory cell.
    Type: Grant
    Filed: December 22, 2016
    Date of Patent: January 8, 2019
    Assignee: Western Digital Technologies, Inc.
    Inventors: Zvonimir Z. Bandic, Kiran Kumar Gunnam, Minghai Qin
  • Patent number: 10177164
    Abstract: A stack structure including a plurality of gate electrodes is vertically stacked on a substrate and extends in a first direction. A channel structure includes vertical channels penetrating the stack structure and a horizontal channel connecting the vertical channels. The horizontal channel are provided under the stack structure. First lower wiring patterns are disposed between the substrate and the stack structure and electrically connected to the channel structure. Each first lower wiring pattern includes a first portion and a second portion having different widths from each other in the first direction.
    Type: Grant
    Filed: December 5, 2017
    Date of Patent: January 8, 2019
    Assignee: SAMSUNG ELECTRONICS CO., LTD.
    Inventors: Sunghan Cho, Shinhwan Kang
  • Patent number: 10176871
    Abstract: A page buffer circuit may include: a first node; a first switching circuit configured to pre-charge the bit-line based on a voltage provided to the first switching circuit; a sensing node; a second switching circuit configured to discharge the sensing node when the voltage value of the first node is lower than a voltage value associated with a voltage inputted to the second switching circuit during an evaluation period; a sense latch configured to latch a voltage being determined based on the voltage level of the sensing node, during a strobe period; and a third switching circuit configured to prevent the voltage value of the first node from being lower than a voltage value associated with a voltage inputted to the third switching circuit independently from the voltage at the sense latch.
    Type: Grant
    Filed: November 11, 2016
    Date of Patent: January 8, 2019
    Assignee: SK Hynix Inc.
    Inventors: Chiara Missiroli, Osama Khouri
  • Patent number: 10176854
    Abstract: A memory decoding system includes a memory decoding reference current module. The memory decoding reference current module includes: a first reference current unit connected to one end of a second reference bit line; a second reference current unit connected to one end of a first reference bit line; a third reference current unit connected to one end of a third reference bit line; a first reference NMOS transistor, a source of which is connected to the second reference bit line; a second reference NMOS transistor, a source of which is connected to a drain of the first reference NMOS transistor; and a gate of the first reference NMOS transistor and a gate of the second NMOS transistor are connected to a logic high level.
    Type: Grant
    Filed: January 2, 2018
    Date of Patent: January 8, 2019
    Assignee: SEMICONDUCTOR MANUFACTURING INTERNATIONAL (SHANGHAI) CORPORATION
    Inventors: Guangyan Luo, Hao Ni, Chuntian Yu, Xiaoyan Liu
  • Patent number: 10170193
    Abstract: Methods of operating a memory, and apparatus so configured, include applying a first voltage level to a first voltage node connected to a first end of a string of series-connected memory cells, applying a second voltage level to a second voltage node connected to a second end of the string, applying a third voltage level less than the first and second voltage levels to a control gate of a first memory cell of the string while applying the first and second voltage levels to the first and second voltage nodes, and applying a fourth voltage level less than the third voltage level to a control gate of a second memory cell of the string while applying the third voltage level to the control gate of the first memory cell, wherein the first memory cell is closer to the first voltage node than the second memory cell.
    Type: Grant
    Filed: March 26, 2018
    Date of Patent: January 1, 2019
    Assignee: Micron Technology, Inc.
    Inventor: Toru Tanzawa
  • Patent number: 10163499
    Abstract: A control device for writing data into a flash memory unit includes a determining circuit and a writing circuit. The determining circuit is arranged to determine a data polarity of an n-th data bit of the flash memory unit when writing data into the flash memory unit for the n-th time. The writing circuit is arranged to inject an n-th electrical charge amount to a floating gate of the flash memory unit according to the data polarity of the n-th data bit only. The determining circuit is further arranged to determine the data polarity of an (n+1)-th data bit of the flash memory unit when writing data into the flash memory unit for the (n+1)-th time. The writing circuit is further arranged to selectively inject an (n+1)-th electrical charge amount to the floating gate of the flash memory unit according to the data polarity of the (n+1)-th data bit only.
    Type: Grant
    Filed: February 13, 2017
    Date of Patent: December 25, 2018
    Assignee: Silicon Motion Inc.
    Inventors: Ching-Hui Lin, Tsung-Chieh Yang
  • Patent number: 10163523
    Abstract: A method of operating a semiconductor memory device includes applying a program pulse at least once to each of a plurality of pages; performing a pre-read operation on a reference page among the plurality of pages through an initial test voltage; repeating the pre-read operation by controlling the initial test voltage until a result of the pre-read operation is a pass; setting the initial test voltage of when the result of the pre-read operation is the pass as a reference test voltage; and detecting a defective page among the plurality of pages by performing read operations on the plurality of pages through the reference test voltage.
    Type: Grant
    Filed: January 9, 2018
    Date of Patent: December 25, 2018
    Assignee: SK Hynix Inc.
    Inventors: Sam Kyu Won, Myung Su Kim, Jae Won Cha
  • Patent number: 10163517
    Abstract: A semiconductor memory device includes first, second, and third memory cells, and first, second, and third word lines that are respectively connected to gates of the first, second, and third memory cells. A control circuit executes first, second, and third read operations in response to first, second, and third command sets, respectively. The first read operation includes a first read sequence, in which the control circuit reads data by applying first to third voltages to the first word line. In the second read operation, the control circuit reads data by applying a second read voltage that is set based on a result of the first read sequence, to the second word line. In the third read operation, the control circuit reads data from the third memory cells by applying a second read voltage that is set independently of the result of the first read sequence, to the third word line.
    Type: Grant
    Filed: November 27, 2017
    Date of Patent: December 25, 2018
    Assignee: Toshiba Memory Corporation
    Inventors: Hayato Konno, Yoshikazu Harada, Kosuke Yanagidaira, Jun Nakai, Hiroe Kami, Yuko Utsunomiya
  • Patent number: 10163515
    Abstract: A semiconductor memory system and an operating method thereof include a plurality of memory devices; and a memory controller including a feature booster and a linear predictor and coupled with the plurality of memory devices, wherein the controller is configured to collect NAND data from at least 1 data point, and model the collected NAND data with a mixture model, wherein the mixture model includes parameters and at least two latent variables modeled with different distribution modeling, the feature booster is configured to predict the parameters, and the linear predictor is configured to predict feature information.
    Type: Grant
    Filed: September 25, 2017
    Date of Patent: December 25, 2018
    Assignee: SK Hynix Inc.
    Inventors: Naveen Kumar, Aman Bhatia, Chenrong Xiong, Yu Cai, Fan Zhang
  • Patent number: 10157676
    Abstract: Techniques are provided for improving the accuracy of read operations of memory cells, where the threshold voltage (Vth) of a memory cell can shift depending on when the read operation occurs. Countermeasures are provided for a first read situation in which a memory is read after a power on event or after a long delay since a last read. Read voltages of lower or higher programmed data states are set according to a positive or negative temperature coefficient (Tco), respectively. Read voltages for error recovery can be set similarly. In another aspect, a wait period between a dummy voltage and a read voltage is a function of temperature. In another aspect, word line voltages of unselected blocks are set according to a negative Tco. In another aspect, pass voltages are set based on a Tco for each programmed data state.
    Type: Grant
    Filed: June 20, 2017
    Date of Patent: December 18, 2018
    Assignee: SanDisk Technologies LLC
    Inventors: Liang Pang, Yingda Dong, Jiahui Yuan, Charles Kwong
  • Patent number: 10157682
    Abstract: The present invention provides a data storage device including a flash memory and a controller. The controller is configured to perform a first read operation to read a first page corresponding to a first word line of the flash memory according to a read command of a host, and perform a distribution-adjustment procedure when data read by the first read operation cannot be recovered by coding, wherein the controller is further configured to perform an adjustable read operation to read a second page corresponding to a second word line of the flash memory in the distribution-adjustment procedure.
    Type: Grant
    Filed: January 6, 2016
    Date of Patent: December 18, 2018
    Assignee: SILICON MOTION, INC.
    Inventors: Chun-Yi Chen, Chun-Hui Chen
  • Patent number: 10157099
    Abstract: A data storage device includes a flash memory. The flash memory includes a plurality of weak pages and a plurality of strong pages, wherein each of the strong pages is paired with one of the weak pages, and each of the strong pages has error-correction information of the paired weak page.
    Type: Grant
    Filed: September 1, 2017
    Date of Patent: December 18, 2018
    Assignee: Silicon Motion, Inc.
    Inventors: Hsu-Ping Ou, Ho-Chien Hsu
  • Patent number: 10157681
    Abstract: A series of programming pulses, where the individual pulses are identified by a pulse number, is used to program a page of memory cells in parallel. After receiving a pulse, the memory cells under verification are verified to determine if they have been programmed to their respective target states. The memory cells that have been verified are inhibited from further programming while those memory cells not verified will be further programmed by subsequent programming pulses. The pulsing, verification and inhibition continue until all memory cells of the page have been program-verified. Each verify level used in the verification is a function of both the target state and the pulse number. This allows adjustment of the verify level to compensate for changes in sensing, including those due to variation in source line loading during the course of programming.
    Type: Grant
    Filed: September 14, 2015
    Date of Patent: December 18, 2018
    Assignee: SanDisk Technologies LLC
    Inventor: Nima Mokhlesi
  • Patent number: 10157677
    Abstract: A nonvolatile memory system, a nonvolatile memory controller and a method for reducing latency of a memory controller are disclosed. Upon the occurrence of one or more of an endurance event, a retention timer event and a read disturb event at a closed block, a background reference positioning circuit performs background reads of representative pages of each page group of a closed block at offsets to each threshold voltage that is required for reading the representative pages of each page group of the closed block to identify a set of updated threshold voltage offset values for each page group of the closed block. When a usage characteristic is determined to meet a usage characteristic threshold, a read circuit performs subsequent host-requested reads using a threshold voltage shift read instruction and reads of pages of the closed block are performed using the set of updated threshold voltage offset values corresponding to the page group of the page being read.
    Type: Grant
    Filed: July 20, 2017
    Date of Patent: December 18, 2018
    Assignee: IP GEM GROUP, LLC
    Inventors: Alessia Marelli, Rino Micheloni
  • Patent number: 10153048
    Abstract: A method for reading data stored in a flash memory includes at least the following steps: controlling the flash memory to perform a plurality of read operations upon a plurality of memory cells included in the flash memory; obtaining a plurality of bit sequences read from the memory cells, respectively, wherein the read operations read bits of a predetermined bit order from the memory cells by utilizing different control gate voltage settings; and determining readout information of the memory cells according to binary digit distribution characteristics of the bit sequences.
    Type: Grant
    Filed: August 9, 2017
    Date of Patent: December 11, 2018
    Assignee: Silicon Motion Inc.
    Inventor: Tsung-Chieh Yang
  • Patent number: 10153044
    Abstract: A semiconductor memory device including a memory cell array including a plurality of memory blocks, a voltage generator applying operation voltages to a selected memory block, among the plurality of memory blocks, a control logic generating converted data by converting data bit sets respectively corresponding to at least one set of program states among a plurality of program states, during a program operation, and a read and write circuit temporarily storing the converted data and performing a program operation by controlling potential levels of bit lines of the memory cell array in accordance with stored converted data.
    Type: Grant
    Filed: July 25, 2017
    Date of Patent: December 11, 2018
    Assignee: SK hynix Inc.
    Inventor: Hee Youl Lee
  • Patent number: 10147494
    Abstract: Apparatus including an array of memory cells and a controller configured to apply a particular programming pulse to a plurality of memory cells having a first subset of memory cells having respective desired data states that are lower than a particular data state and a second subset of memory cells having respective desired data states that are higher than or equal to the particular data state, to at least partially inhibit each memory cell of the first subset of memory cells from programming while not inhibiting any memory cell of the second subset of memory cells from programming and while applying the particular programming pulse, then to apply a subsequent programming pulse while not inhibiting any memory cell of the first subset of memory cells from programming other than any memory cell of the first subset of memory cells having its respective desired data state equal to a lowest data state, and while not inhibiting any memory cell of the second subset of memory cells from programming.
    Type: Grant
    Filed: March 23, 2018
    Date of Patent: December 4, 2018
    Assignee: Micron Technology, Inc.
    Inventors: Carmine Miccoli, Christian Caillat, Akira Goda
  • Patent number: 10141049
    Abstract: To make more efficient use of storage capacity, a non-volatile storage system will store system data on marginal word lines. In one embodiment, a marginal word line is a word line that is not suitable to store host data because it is not sufficiently reliable for properly programming and reading the host data.
    Type: Grant
    Filed: December 19, 2014
    Date of Patent: November 27, 2018
    Assignee: SANDISK TECHNOLOGIES LLC
    Inventors: Robert George Young, Neil Darragh
  • Patent number: 10133693
    Abstract: A memory system includes a memory controller coupled to multiple memory devices. Each memory device includes an oscillator that generates an internal reference signal that oscillates at a frequency that is a function of physical device structures within the memory device. The frequencies of the internal reference signals are thus device specific. Each memory device develops a shared reference signal from its internal reference signal and communicates the shared reference signal to the common memory controller. The memory controller uses the shared reference signals to recover device-specific frequency information from each memory device, and then communicates with each memory device at a frequency compatible with the corresponding internal reference signal.
    Type: Grant
    Filed: November 30, 2017
    Date of Patent: November 20, 2018
    Assignee: Rambus Inc.
    Inventors: Scott C. Best, Ian Shaeffer
  • Patent number: 10121536
    Abstract: A semiconductor memory device includes a first memory cell array including a first memory cell that is capable of holding two or more bits of data including at least a first bit and a second bit, a second memory cell array including a second memory cell that is capable of holding two or more bits of data including at least a first bit and a second bit, a first word line electrically connected to a gate of the first memory cell, and a second word line electrically connected to a gate of the second memory cell. In a read operation, at least first, second, and third voltages are applied successively to both the first word line and the second word line to read a first page including the first bit of the first memory cell and a second page including the second bit of the second memory cell.
    Type: Grant
    Filed: November 8, 2016
    Date of Patent: November 6, 2018
    Assignee: Toshiba Memory Corporation
    Inventors: Weihan Wang, Toshifumi Hashimoto, Noboru Shibata
  • Patent number: 10121545
    Abstract: An operating method of a semiconductor memory device including a plurality of memory cells each having one of “n” number of program statuses as a target program status, the operating method comprising: setting a first group of the memory cells, which have a first group of the program statuses as the target program status, to a program permit mode; setting a second group of the memory cells, which have a second group of the program statuses as the target program status, to a program inhibit mode; performing a program operation and a program verification operation to an i-th one of the “n” program statuses in ascending order of level of the program statuses; and changing one or more of the memory cells of the first group of the memory cells having the i-th program status from the program permit mode to the program inhibit mode, and one or more of the memory cells of the second group of the memory cells having an (i+k)th program status to from the program inhibit mode to the program permit mode, upon success of
    Type: Grant
    Filed: April 15, 2016
    Date of Patent: November 6, 2018
    Assignee: SK Hynix Inc.
    Inventor: Hae Soon Oh
  • Patent number: 10114562
    Abstract: In a multi-plane non-volatile memory, good blocks of different planes are linked for parallel operation for storing long host writes. Where bad blocks in one or more planes result in unlinked blocks, the unlinked blocks are configured for individual operation to store short host writes and/or memory system management data. Unlinked blocks may be configured as Single Level Cell (SLC) blocks while linked blocks may be configured as SLC blocks or Multi Level Cell (MLC) blocks.
    Type: Grant
    Filed: September 16, 2014
    Date of Patent: October 30, 2018
    Assignee: SanDisk Technologies LLC
    Inventors: Narendhiran Chinnaanangur Ravimohan, Muralitharan Jayaraman, Abhijeet Manohar, Alan Bennett
  • Patent number: 10114549
    Abstract: A device includes a memory and a controller including a data shaping engine. The data shaping engine is configured to apply a mapping to input data that includes one or more m-tuples of bits to generate transformed data. The transformed data includes one or more n-tuples of bits, and n is greater than m. A relationship of a gray coding of m-tuples to a gray coding of n-tuples is indicated by the mapping. The input data includes a first number of bit values that represent a particular logical state, and the transformed data includes a second number of bit values that represent the particular logical state, the second number of bit values being less than the first number of bit values.
    Type: Grant
    Filed: March 17, 2016
    Date of Patent: October 30, 2018
    Assignee: SANDISK TECHNOLOGIES LLC
    Inventors: Idan Alrod, Eran Sharon, Ariel Navon
  • Patent number: 10115466
    Abstract: An method of operating a memory system including a plurality of memory cells includes changing an operation mode at least some of the memory cells which operate based on a first operation mode to operate based on a second operation mode; and performing a change erase operation on the memory cells for which an operation mode is changed on the basis of a change erase condition when the operation mode is changed. When memory cells operate in the first operation mode, a normal erase operation is performed based on a first erase condition, and when memory cells operate in the second operation mode, a normal erase operation is performed based on a second erase condition. The change erase condition is different from at least one of the first and second erase conditions.
    Type: Grant
    Filed: August 28, 2017
    Date of Patent: October 30, 2018
    Assignee: Samsung Electronics Co., Ltd.
    Inventors: Hyun-Wook Park, Kitae Park, Jaeyong Jeong
  • Patent number: 10109358
    Abstract: Data storage circuits are connected to the bit lines in a one-to-one correspondence. A write circuit writes the data on a first page into a plurality of 5 first memory cells selected simultaneously by a word line. Thereafter, the write circuit writes the data on a second page into the plurality of first memory cell. Then, the write circuit writes the data on the first and second pages into second memory cells adjoining 10 the first memory cells in the bit line direction.
    Type: Grant
    Filed: December 18, 2017
    Date of Patent: October 23, 2018
    Assignee: TOSHIBA MEMORY CORPORATION
    Inventors: Noboru Shibata, Tomoharu Tanaka
  • Patent number: 10109372
    Abstract: A memory device includes a memory with first memory cells and second memory cells, which are different from the first memory cells. In the first memory cells there is stored a first bit sequence and in the second memory cells there is stored a second bit sequence. The memory device includes a memory controller, which is configured to check the first bit sequence with a frequency (x1/T) assigned to the first memory cells. The frequency (x1/T) assigned to the first memory cells depends on an item of reliability information for the first memory cells. The memory controller is configured in the case of an error state to correct an erroneous bit of the first bit sequence and to write back at least the corrected bit into the memory. The second bit sequence is checked less often than the first bit sequence on the basis of an item of reliability information for the second memory cells.
    Type: Grant
    Filed: August 12, 2016
    Date of Patent: October 23, 2018
    Assignee: Infineon Technologies AG
    Inventors: Thomas Kern, Michael Goessel, Karl Hofmann
  • Patent number: 10102904
    Abstract: A memory access module for performing memory access management of a storage device includes a plurality of storage cells. Each storage cell has a number of possible bit(s) directly corresponding to possible states of the storage cell. The memory access module further includes: a read only memory for storing a program code; and a microprocessor, coupled to the read only memory, for executing the program code to perform the following steps: performing a plurality of sensing operations, wherein a first sensing operation corresponds to a first sensing voltage, and each subsequent sensing operation corresponds to a sensing voltage determined according to a result of the previous sensing operation; using the plurality of sensing operations to generate a first digital value and a second digital value of a storage cell; using the first and the second digital value to obtain soft information of a same bit stored in the storage cell; and using the soft information to perform soft decoding.
    Type: Grant
    Filed: August 17, 2017
    Date of Patent: October 16, 2018
    Assignee: Silicon Motion Inc.
    Inventors: Tsung-Chieh Yang, Hsiao-Te Chang, Wen-Long Wang
  • Patent number: 10103164
    Abstract: A 3D semiconductor device is provided, including several memory layers vertically stacked on a substrate, an upper selection layer formed on the memory layers, a lower selection layer formed above the substrate, several strings formed vertically to the memory layers and the substrate, several bit lines parallel to each other and disposed above the substrate. The memory layers are parallel to each other, and the strings are electrically connected to the upper selection layer and the lower selection layer. The bit lines are positioned under the memory layers.
    Type: Grant
    Filed: October 11, 2016
    Date of Patent: October 16, 2018
    Assignee: MACRONIX INTERNATIONAL CO., LTD.
    Inventor: Shih-Hung Chen
  • Patent number: 10102909
    Abstract: A nonvolatile memory device includes a cell string having a plurality of memory cells connected to one bit line. A page buffer is connected to the bit line via a sensing node and connected to the cell string via the bit line. The page buffer includes a first latch for storing bit line setup information and a second latch for storing forcing information. The first latch is configured to output the bit line setup information to the sensing node, and the second latch is configured to output the forcing information to the sensing node independently of the first latch.
    Type: Grant
    Filed: April 11, 2017
    Date of Patent: October 16, 2018
    Assignee: Samsung Electronics Co., Ltd.
    Inventors: Sang-Won Park, Su-Chang Jeon, Dong-Kyo Shim
  • Patent number: 10102920
    Abstract: A storage device with a memory may utilize an optimized read retry operation. A read retry table includes a number of read retry cases with updated read thresholds. The read thresholds in the read retry table may be used to avoid errors caused by shifting of charge levels. The optimization of read retry includes weighting or reordering of the read retry cases in the read retry table. The selection of a read retry case (and corresponding read thresholds) are determined based on the weighting or reordering.
    Type: Grant
    Filed: August 15, 2016
    Date of Patent: October 16, 2018
    Assignee: SanDisk Technologies LLC
    Inventors: Philip Reusswig, Deepak Raghu, Zelei Guo, Chris Nga Yee Yip
  • Patent number: 10095424
    Abstract: Provided are an apparatus, method, and system for programming a multi-cell storage cell group. A non-volatile memory has storage cells. Each storage cell is programmed with information using a plurality of threshold voltage levels and each storage cell is programmed from bits from a plurality of pages. A memory controller is configured to program the storage cells and to organize the storage cells in the non-volatile memory into storage cell groups. Each storage cell group stores a number of bits of information and each of the storage cells in each of the storage cell groups is programmed with the plurality of threshold voltage levels. The memory controller selects bits from the pages to write for one storage cell group and determines at least one threshold voltage level to use for each of the storage cells in the storage cell group to program the selected bits in the storage cell group.
    Type: Grant
    Filed: August 4, 2016
    Date of Patent: October 9, 2018
    Assignee: INTEL CORPORATION
    Inventors: Wei Wu, Yi Zou, Jawad B. Khan, Xin Guo
  • Patent number: 10096358
    Abstract: A memory cell array is configured to have a plurality of memory cells arranged in a matrix, each of the memory cells being connected to a word line and a bit line and being capable of storing n values (n is a natural number equal to or larger than 3). A control circuit controls the potentials of the word line and bit line according to input data and writes data into a memory cell. The control circuit writes data into the memory cell to a k-valued threshold voltage (k<=n) in a write operation, precharges the bit line once, and then changes the potential of the word line an i number of times to verify whether the memory cell has reached an i-valued (i<=k) threshold voltage.
    Type: Grant
    Filed: December 5, 2017
    Date of Patent: October 9, 2018
    Assignee: TOSHIBA MEMORY CORPORATION
    Inventors: Noboru Shibata, Tomoharu Tanaka
  • Patent number: 10096347
    Abstract: A battery pack in one aspect of the present disclosure includes a rechargeable battery, a rewritable nonvolatile memory, a write request receiver, and a write controller. The rewritable nonvolatile memory includes storage areas including a write-inhibit area. The write request receiver receives a write request and data from a charger. The write request includes a first address assigned to a first storage area of the storage areas. The data includes a first data element. The write controller executes a write process for the received data. The write process includes avoiding writing the first data element to the first storage area in response to determining that the first storage area is the write-inhibit area.
    Type: Grant
    Filed: October 24, 2017
    Date of Patent: October 9, 2018
    Assignee: MAKITA CORPORATION
    Inventors: Junichi Katayama, Tomoo Muramatsu
  • Patent number: 10095568
    Abstract: Method and apparatus for managing data in a semiconductor memory, such as but not limited to a three dimensional (3D) NAND flash memory array. In some embodiments, the memory has non-volatile memory cells arranged into addressable blocks. Each memory cell is configured to store multiple bits. A program/read control circuit programs data sets to and reads data sets from the memory cells in the addressable blocks to service a sequence of host access commands. The circuit concurrently performs background reads in conjunction with the servicing of the host access commands. The background reads result in the reading of a different data set from each of the addressable blocks over each of a succession of time intervals of selected duration. The background reads condition the memory cells prior to a first read operation associated with the host access commands.
    Type: Grant
    Filed: April 27, 2017
    Date of Patent: October 9, 2018
    Assignee: Seagate Technology LLC
    Inventors: Antoine Khoueir, Stacey Secatch, Kevin Gomez, Ryan Goss
  • Patent number: 10096357
    Abstract: The present invention provides a data storage device including a flash memory and a controller. The controller checks whether a first number of a first page in the flash memory is greater than a predetermined threshold when the data storage device resumes operation after a power-off event, and stops writing data into a first TLC block when the first number of the first page is greater than the predetermined threshold, wherein the first TLC block was undergoing a first write operation which was unfinished when the power-off event occurred, and the first page was the last one being written in the first TLC block.
    Type: Grant
    Filed: July 25, 2017
    Date of Patent: October 9, 2018
    Assignee: Silicon Motion, Inc.
    Inventor: Wen-Sheng Lin
  • Patent number: 10090046
    Abstract: Disclosed is a nonvolatile memory device. The nonvolatile memory device includes a cell array including a plurality of memory cells, a page buffer including a plurality of latch sets, and a control logic. The page buffer is connected to the cell array through bit lines. The latch sets respectively are configured to sense data from selected memory cells among the memory cells through the bit lines. The latch sets respectively are configured to perform a plurality of read operations to determine one data state. The latch sets are respectively configured to store results of the read operations. The control logic configured to control the page buffer such that the latch sets sequentially and respectively store the results of the read operations, to compare data stored in the latch sets with each other, and to select one latch set among the latch sets based on the comparison result.
    Type: Grant
    Filed: November 2, 2016
    Date of Patent: October 2, 2018
    Assignee: Samsung Electronics Co., Ltd.
    Inventors: Sang-Soo Park, June-Hong Park, Dongkyo Shim
  • Patent number: 10090053
    Abstract: Various embodiments, disclosed herein, include apparatus and methods to read a logic level in a selected memory cell in a selected string of a memory by sensing the logic level in response to a read current flowing through the selected string to a data line. Additional apparatus, systems, and methods are disclosed.
    Type: Grant
    Filed: April 16, 2018
    Date of Patent: October 2, 2018
    Assignee: Micron Technology, Inc.
    Inventors: Koji Sakui, Takehiro Hasegawa, Mark Helm
  • Patent number: 10089241
    Abstract: According to one embodiment, a controller writes either processed data or preprocessing data and flags into each page included in m pages. The processed data is data after first data translation of write data to be written into a relevant page. The preprocessing data is data before the first data translation of the write data to be written into the relevant page. Each of the flag at least represents whether or not the first data translation is performed for write data to be written into the relevant page.
    Type: Grant
    Filed: September 12, 2016
    Date of Patent: October 2, 2018
    Assignee: TOSHIBA MEMORY CORPORATION
    Inventors: Tokumasa Hara, Osamu Torii, Kiichi Tachi, Susumu Tamon, Shigefumi Irieda, Juan Shi, Hironori Uchikawa, Kejen Lin, Akira Yamaga
  • Patent number: 10083758
    Abstract: A memory device includes a plurality of memory cells each programmed to have any one program state among a plurality of program states divided based on a threshold voltage thereof, and a peripheral circuit for performing a main program operation on the plurality of memory cells, and performing an additional program operation on at least one memory cell of which a threshold voltage regarding the main program operation is changed while the main program operation is being performed.
    Type: Grant
    Filed: March 22, 2016
    Date of Patent: September 25, 2018
    Assignee: SK Hynix Inc.
    Inventor: Yeonghun Lee
  • Patent number: 10083742
    Abstract: Provided are a method and apparatus for programming non-volatile memory using a multi-cell storage cell group to provide error location information for retention errors. Each storage cell in the non-volatile memory is programmed with threshold voltage levels and each storage cell is programmed from bits from a plurality of pages. A memory controller organizes the storage cells into storage cell groups, each storing m bits of information programmed with the threshold voltage levels. A determination is made of one threshold voltage level to use for each of the storage cells in the storage cell group to program a selected k bits in the storage cell group with threshold voltage levels defining one of a plurality of valid states. The threshold voltage levels for at least one of the storage cells of the storage cell group in any two valid states differ by at least two threshold voltage levels.
    Type: Grant
    Filed: September 26, 2016
    Date of Patent: September 25, 2018
    Assignee: INTEL CORPORATION
    Inventors: Wei Wu, Jawad B. Khan, Sanjeev N. Trika, Yi Zou
  • Patent number: 10082976
    Abstract: Methods and systems are provided that may include a nonvolatile memory to store information, where the nonvolatile memory is associated with a configuration register to indicate a write speed setting for at least one write operation to the nonvolatile memory. A circuit may supply current to achieve an indicated write speed setting for the at least one write operation to the nonvolatile memory.
    Type: Grant
    Filed: October 23, 2015
    Date of Patent: September 25, 2018
    Assignee: MICRON TECHNOLOGY, INC.
    Inventors: Gerald Barkley, Poorna Kale
  • Patent number: 10074439
    Abstract: Memory systems may include a memory including a plurality of wordlines, each wordline including a plurality of cells, and a controller suitable for obtaining an initial voltage threshold and a target state for each of the plurality of cells, applying a pulse based on a pulse value to the plurality of cells, and calculating at least one coupling effect to neighboring cells.
    Type: Grant
    Filed: June 6, 2016
    Date of Patent: September 11, 2018
    Assignee: SK Hynix Inc.
    Inventors: Haibo Li, Shi Yin, Lingqi Zeng, Yu Cai, Fan Zhang, June Lee
  • Patent number: 10074435
    Abstract: A method of initializing and programming a 3D non-volatile memory device includes applying a first program voltage to a selected string selection line coupled to a selected memory layer among the plurality of memory layers; verifying whether threshold voltages of a plurality of string selection transistors reach a target value to determine the plurality of string selection transistors as programmed string selection transistors or unprogrammed string selection transistors; programming memory cell transistors of one or more of memory strings coupled with the programmed string selection transistors to have a predetermined threshold voltage, by applying a second program voltage to a selected wordline among the plurality of wordlines; and program-inhibiting channel lines of the programmed string selection transistors using the programmed memory cell transistors as screening transistors and applying a third program voltage to the selected string selection line to selectively program the unprogrammed string selectio
    Type: Grant
    Filed: March 8, 2018
    Date of Patent: September 11, 2018
    Assignees: SK HYNIX INC., SEOUL NATIONAL UNIVERSITY R&DB FOUNDATION
    Inventors: Byung Gook Park, Dae Woong Kwon, Do Bin Kim, Sang Ho Lee
  • Patent number: 10068653
    Abstract: Methods of operating memory include generating a data value indicative of a level of a property sensed from a data line while applying potentials to control gates of memory cells of more than one string of series-connected memory cells connected to that data line. Methods of operating memory further include generating data values indicative of levels of a property sensed from data lines while applying potentials to control gates of memory cells of strings of series-connected memory cells connected to those data lines, performing a logical operation on a set of data values comprising those data values, and determining a potential to be applied to control gates of different memory cells of those strings of series-connected memory cells in response to an output of the logical operation on the set of data values.
    Type: Grant
    Filed: August 19, 2016
    Date of Patent: September 4, 2018
    Assignee: Micron Technology, Inc.
    Inventors: Tommaso Vali, Kenneth J. Eldredge, Frankie F. Roohparvar, Luca De Santis
  • Patent number: 10068650
    Abstract: A sequence of contiguous pages in an erase block in a non-volatile memory device is programmed and erased. Next, all of the pages in the erase block are programmed with data. Then, the data is read back and verified to determine whether there is an error in the data. When there is an error in the data, then the last page in the sequence is identified as being unstable. If there is no error in the data, then the last page in that sequence is identified as being stable. Thus, the recorded information identifies a point of instability in the erase block. Instabilities can be stabilized by performing additional writes to fill the partially filled word line.
    Type: Grant
    Filed: April 10, 2017
    Date of Patent: September 4, 2018
    Assignee: Western Digital Technologies, Inc.
    Inventors: Ajith Kumar Battaje, Mahesh Mandya Vardhamanaiah, Ashwin Narasimha, Sandeep Sharma
  • Patent number: 10062441
    Abstract: Methods of operating a memory include determining a respective raw data value for each memory cell of a plurality of memory cells; determining the numbers of memory cells of a first subset of the plurality of memory cells having each raw data value as their respective raw data value; determining a respective raw data values representative of transition between each pair of adjacent data states responsive to the determined numbers of memory cells of the first subset of the plurality of memory cells for each raw data value; and determining a respective data state of the plurality of data states for each memory cell of a second subset of the plurality of memory cells responsive to its respective raw data value and to the determined raw data values representative of the transitions between adjacent data states.
    Type: Grant
    Filed: August 31, 2017
    Date of Patent: August 28, 2018
    Assignee: Micron Technology, Inc.
    Inventors: Tommaso Vali, Luca De Santis, Ramin Ghodsi
  • Patent number: 10062447
    Abstract: Provided is a power switch circuit that includes a first level shifter that, in response to execution of a programming operation of a one-time programmable (OTP) memory cell array, turns on a first switching device that has received a supply voltage from an external supply voltage pad. The power switch circuit also include a second level shifter that, in response to execution of the programming operation, turns on a second switching device connected to the first switching device, to provide the supply voltage to the OTP memory cell array. The power switch circuit further includes a third level shifter that, in response to execution of a read operation of the OTP memory cell array, turns on a third switching device to provide a power voltage, which is internally generated within the power switch circuit, to the OTP memory cell array.
    Type: Grant
    Filed: April 7, 2017
    Date of Patent: August 28, 2018
    Assignee: MagnaChip Semiconductor, Ltd.
    Inventor: Duk Ju Jeong
  • Patent number: 10061694
    Abstract: According to one embodiment, a memory system perform a first write operation for writing data to a non-volatile memory by a first write method for writing multi-bit information per memory cell. When a power loss event occurs while the data is written, the memory system calculates a remaining time period required to complete write of an unwritten portion of the data. When the remaining time period is longer than a time period required to write the whole of the data by a second write method for writing one-bit information per memory cell, the memory system performs a second write operation for writing the whole of the data by the second write method in place of the first write operation.
    Type: Grant
    Filed: November 16, 2015
    Date of Patent: August 28, 2018
    Assignee: Toshiba Memory Corporation
    Inventors: Megumi Shibatani, Akinori Harasawa
  • Patent number: 10055159
    Abstract: A solid state drive with a capability to select physical flash memory blocks and erasure and programming methods according to requirements of an application using storage in the solid state drive. A wear-out tracker in the solid state drive counts programming and erase cycles, and a raw bit error rate tracker in the solid state drive monitors raw bit errors in data read from the solid state drive. The application provides, to the solid state drive, requirements on an allowable retention time, corresponding to the anticipated storage time of data stored by the application, and on an average response time corresponding to programming and read times for the flash memory. The solid state drive identifies physical flash memory blocks suitable for meeting the requirements, and allocates storage space to the application from among the identified physical flash memory blocks.
    Type: Grant
    Filed: August 19, 2016
    Date of Patent: August 21, 2018
    Assignee: Samsung Electronics Co., Ltd.
    Inventors: Inseok Stephen Choi, Yang Seok Ki