Bank Or Block Architecture Patents (Class 365/185.11)
-
Patent number: 9466387Abstract: An operating method of a nonvolatile memory, which includes a plurality of cell strings, each cell string having a plurality of memory cells and a string selection transistor stacked on a substrate, includes detecting threshold voltages of the string selection transistors of the plurality of cell strings; adjusting voltages to be supplied to the string selection transistors according to the detected threshold voltages; and applying the adjusted voltages to the string selection transistors to select or unselect the plurality of cell strings during a programming operation.Type: GrantFiled: July 2, 2015Date of Patent: October 11, 2016Assignee: Samsung Electronics Co., Ltd.Inventors: Sang-Wan Nam, Kang-Bin Lee, Junghoon Park
-
Patent number: 9466372Abstract: The present invention relates to a semiconductor memory device and an operating method thereof. The semiconductor memory device may include at least two memory blocks sharing a row decoder, and a peripheral circuit performing a read operation on a selected memory block, between the at least two memory blocks, wherein the peripheral circuit applies a discharge voltage to an unselected memory block, between the at least two memory blocks, for a preset time after a period in which a read voltage is applied to the selected memory block is terminated.Type: GrantFiled: April 27, 2015Date of Patent: October 11, 2016Assignee: SK Hynix Inc.Inventor: Chi Wook An
-
Patent number: 9455264Abstract: A semiconductor device with a nonvolatile memory is provided which has improved electric performance. A memory gate electrode is formed over a semiconductor substrate via an insulating film. The insulating film is an insulating film having a charge storage portion therein, and includes a first silicon oxide film, a silicon nitride film over the first silicon oxide film, and a second silicon oxide film over the silicon nitride film. Metal elements exist between the silicon nitride film and the second silicon oxide film, or in the silicon nitride film at a surface density of 1×1013 to 2×1014 atoms/cm2.Type: GrantFiled: July 1, 2015Date of Patent: September 27, 2016Assignee: Renesas Electronics CorporationInventors: Tatsunori Kaneoka, Takaaki Kawahara
-
Patent number: 9449694Abstract: A stress mode for use in testing non-volatile memory arrays for a number of types of defects is described. More specifically, a multi-word line select option for a given block can be used for a group of selected word lines to be set to the a programming or other high voltage, while the unselected word lines of the block are set to a pass voltage to minimize electric field differences in order to avoid disturb. For example, a group of selected word lines could number 4, 8 or 16. The multi-word line option can be applied to one block per plane, so that if there are two memory planes, for example, two such blocks can be selected simultaneously for the multi-word line option for those blocks.Type: GrantFiled: September 4, 2014Date of Patent: September 20, 2016Assignee: SanDisk Technologies LLCInventors: Rajan Paudel, Jagdish Sabde, Sagar Magia, Khanh Nguyen
-
Patent number: 9449699Abstract: An erase method of a nonvolatile memory includes supplying an erase voltage to a substrate, supplying a selection word line voltage to word lines connected with a selected sub-block within a memory block of the nonvolatile memory, supplying a non-selection word line voltage to word lines connected with an unselected sub-block within the memory block during a first delay time from a point of time when the erase voltage is supplied, and thereafter floating the word lines connected with the unselected sub-block.Type: GrantFiled: January 29, 2016Date of Patent: September 20, 2016Assignee: Samsung Electronics Co., Ltd.Inventors: Sang-Wan Nam, Won-Taeck Jung, Junghoon Park
-
Patent number: 9443573Abstract: A semiconductor device includes a plurality of main amplifiers provided between memory cell arrays. One of the main amplifiers is disposed closer to one of the memory cell arrays than to the other of memory cell arrays, and the other of the main amplifiers is disposed closer to the other of the memory cell arrays than to the one of the memory cell arrays. Additional apparatus are disclosed.Type: GrantFiled: October 1, 2014Date of Patent: September 13, 2016Assignee: Micron Technology, Inc.Inventor: Hidekazu Egawa
-
Patent number: 9443597Abstract: A technique for erasing non-volatile memory such as a NAND string which includes non-user data or dummy storage elements. The voltages of the non-user data storage elements are capacitively coupled higher by controlled increases in an erase voltage which is applied to a substrate. The voltages are floated by rendering a pass gate transistor in a non-conductive state, where the pass gate transistor is between a voltage driver and a non-user data storage element. Voltages of select gate transistors can also be capacitively coupled higher. The substrate voltage can be increased in steps and/or as a continuous ramp. In one approach, outer dummy storage elements are floated while inner dummy storage elements are driven. In another approach, both outer and inner dummy storage elements are floated. Write-erase endurance of the storage elements is increased due to reduced charge trapping between the select gates and the dummy storage elements.Type: GrantFiled: March 26, 2015Date of Patent: September 13, 2016Assignee: SanDisk Technologies LLCInventors: Deepanshu Dutta, Mohan Dunga, Masaaki Higashitani
-
Patent number: 9437321Abstract: Methods for detecting and correcting defects in a memory array during a memory operation are described. The memory operation may comprise a programming operation or an erase operation. In some cases, a Control Gate Short to Substrate (CGSS) defect, in which a control gate of a NAND memory has been shorted to the substrate, may have a defect signature in which a word line shows a deviation in the number of programming loop counts associated with programming data into memory cells connected to the word line. The deviation in the number of programming loop counts may be detected by comparing a baseline programming loop count (e.g., derived from programming a set of one or more word lines prior to programming the word line with the CGSS defect) with a programming loop count associated with programming the word line with the CGSS defect.Type: GrantFiled: October 28, 2014Date of Patent: September 6, 2016Assignee: SANDISK TECHNOLOGIES LLCInventors: Huai-Yuan Tseng, Deepanshu Dutta
-
Patent number: 9437306Abstract: This invention discloses a HiNAND array scheme with multiple-level of bit lines (BLs) including metal3 global bit lines (GBLs), divided metal2 Segment bit lines (SBLs), and divided metal1 block bit lines (BBLs) laid out in parallel to each other respectively for a plurality of NAND Strings. All other source lines or power lines connected to bottoms of corresponding String capacitances of GBLs, SBLs, and BBLs are associated with metal0 line laid out perpendicular to those BLs. Under the HiNAND array scheme, conventional one-WL Read and Program-Verify operations are replaced by multiple-WL and All-BL Read and Program-Verify operations executed with charge capacitance of SBLs being reduced to 1/10- 1/20 of capacitance of GBLs to achieve DRAM-like faster operation, less operation stress, and lower power consumption. A preferred set of program biased voltages on the selected WL and remaining non-selected WLs associated with a Multiplier and a DRAM-like charge-sharing Latch Sensing Amplifier is proposed.Type: GrantFiled: December 27, 2015Date of Patent: September 6, 2016Assignee: APLUS FLASH TECHNOLOGY, INCInventor: Peter Wung Lee
-
Patent number: 9437308Abstract: According to one embodiment, a nonvolatile semiconductor memory device includes a memory cell array and a control unit. The memory cell array includes a plurality of memory cells arranged in a matrix. The control unit erases data of the memory cells. The control unit interrupts the erase operation of the memory cells and holds an erase condition before the interrupt in accordance with a first command during the erase operation, and resumes the erase operation based on the held erase condition in accordance with a second command.Type: GrantFiled: April 2, 2015Date of Patent: September 6, 2016Assignee: KABUSHIKI KAISHA TOSHIBAInventors: Jun Nakai, Noboru Shibata
-
Patent number: 9436594Abstract: Method and apparatus for writing data to a non-volatile memory device, such as a solid state drive (SSD). In accordance with various embodiments, a host write command is serviced by writing a newer copy of user data to a first selected empty physical location in a non-volatile memory, and by concurrently overwriting an older copy of said user data previously stored to a different, second selected occupied physical location of the non-volatile memory.Type: GrantFiled: May 27, 2011Date of Patent: September 6, 2016Assignee: Seagate Technology LLCInventor: Laszlo Hars
-
Patent number: 9437316Abstract: The present disclosure includes apparatuses and methods for continuous adjusting of sensing voltages. A number of embodiments include continuously monitoring an error rate associated with sense operations performed on a group of memory cells, and continuously adjusting a sensing voltage used to determine a state of the memory cells of the group based, at least partially, on the error rate.Type: GrantFiled: September 3, 2015Date of Patent: September 6, 2016Assignee: Micron Technology, Inc.Inventor: Larry J. Koudele
-
Patent number: 9431113Abstract: Systems, methods and/or devices are used to enable dynamic erase block grouping. In one aspect, the method includes (1) maintaining metadata for each erase block of a plurality of erase blocks in a data storage system, wherein a respective metadata for a respective erase block includes one or more characteristics of the respective erase block, (2) allocating a set of erase blocks, of the plurality of erase blocks, as unassociated erase blocks, (3) selecting two or more unassociated erase blocks in accordance with characteristics of the unassociated erase blocks so as to select unassociated erase blocks with similar characteristics, and (4) grouping the two or more unassociated erase blocks with similar characteristics to form a super block.Type: GrantFiled: July 17, 2014Date of Patent: August 30, 2016Assignee: SANDISK TECHNOLOGIES LLCInventors: James Fitzpatrick, Mark Dancho, James M. Higgins, Robert W. Ellis, Bernardo Rub
-
Patent number: 9431124Abstract: A non-volatile memory and methods of operating the same to reduce disturbs is provided. In one embodiment, the method includes coupling a first positive high voltage to a first global wordline in a first row of an array of memory cells, and coupling a second negative high voltage (VNEG) to a first bitline in a first column of the array to apply a bias to a non-volatile memory transistor in a selected memory cell to program the selected memory cell. A margin voltage having a magnitude less than VNEG is coupled to a second global wordline in a second row of the array, and an inhibit voltage coupled to a second bitline in a second column of the array to reduce a bias applied to a non-volatile memory transistor in an unselected memory cell to reduce program disturb of data programmed in the unselected memory cell due to programming.Type: GrantFiled: March 20, 2015Date of Patent: August 30, 2016Assignee: Cypress Semiconductor CorporationInventors: Ryan T. Hirose, Igor G. Kouznetsov, Venkatraman Prabhakar, Kaveh Shakeri, Bogdan Georgescu
-
Patent number: 9424928Abstract: A nonvolatile memory device includes a memory cell array including cell strings stacked in a direction orthogonal to a substrate and including a first substring group and a second substring group dividing the cell strings, and an address decoder connected to memory cells of the cell strings via a plurality of word lines and configured to provide operating voltages to the memory cells, wherein the address decoder is disposed between the first substring group and second substring group.Type: GrantFiled: August 4, 2015Date of Patent: August 23, 2016Assignee: Samsung Electronics Co., Ltd.Inventors: Chul-Jin Hwang, Pansuk Kwak, Younghwan Ryu
-
Patent number: 9424931Abstract: In a method of programming a three-dimensional nonvolatile memory device, a program loop is executed at least one time, wherein the program loop includes a programming step for programming selected memory cells among the memory cells and a verifying step for verifying whether the selected memory cells are program-passed or not. In the programming the selected memory cells, a level of a voltage being applied to a common source line connected to the strings in common may be changed. Thus, in a program operation, power consumption which is needed to charge-discharge the common source line can be decreased while increasing boosting efficiency.Type: GrantFiled: October 29, 2014Date of Patent: August 23, 2016Assignee: Samsung Electronics Co., Ltd.Inventors: Yoon-Hee Choi, Sang-Wan Nam, Kang-Bin Lee
-
Patent number: 9418749Abstract: A nonvolatile memory device performs a read operation comprising first and second intervals. In the first interval the device applies a turn-on voltage to string selection lines and ground selection lines connected to the string selection transistors and the ground selection transistors, respectively. In the second interval, the device applies a turn-off voltage to unselected string selection lines and unselected ground selection lines while continuing to apply the turn-on voltage to a selected string selection line and a selected ground selection line. In both the first and second intervals, the device applies a first read voltage to a selected wordline connected to memory cells to be read by the read operation and applying a second read voltage to unselected wordlines among connected to memory cells not to be read by the read operation.Type: GrantFiled: October 12, 2015Date of Patent: August 16, 2016Assignee: Samsung Electronics Co., Ltd.Inventors: Sang-Wan Nam, Won-Taeck Jung
-
Patent number: 9412452Abstract: A semiconductor device includes a first memory string and a second memory string. The first memory string includes a plurality of first main memory cells formed on a pipe transistor of a semiconductor substrate and a plurality of first dummy memory cells connected between the first main memory cells and a common source line. The second memory string includes a plurality of second main memory cells formed on the pipe transistor and a plurality of second dummy memory cells connected between the second main memory cells and a bit line. The number of the second dummy memory cells is greater than the number of the first dummy memory cells.Type: GrantFiled: December 8, 2014Date of Patent: August 9, 2016Assignee: SK Hynix Inc.Inventors: Jung Ryul Ahn, Jum Soo Kim
-
Patent number: 9412457Abstract: According to one embodiment, a semiconductor memory apparatus includes a memory and a speed control unit. The speed control unit calculates a time-varying behavior of a permissible value of an accumulated amount of data written in the non-volatile semiconductor memory, where, after a start of a guaranteed period, data is written in the memory at a constant write speed so that the permissible value at an end time of the guaranteed period is equal to a sum of a first capacity and a second capacity. The first capacity is an accumulated amount of data written in the memory. The second capacity is an accumulated amount of data which is writable in the memory in a remaining time of the guaranteed period based on remaining rewritable times of existing blocks. The speed control unit controls a transmission speed of data from a host based on the permissible value.Type: GrantFiled: April 30, 2015Date of Patent: August 9, 2016Assignee: Kabushiki Kaisha ToshibaInventor: Gen Ohshima
-
Patent number: 9400758Abstract: The present invention relates to a reset method and a network device. The method includes: receiving, by an SPI Flash, a reset instruction sent by a processor; and performing reset processing corresponding to the reset instruction according to the reset instruction, where the reset instruction includes interrupting a current operation, recording interruption state information when the current operation is interrupted, and setting a current state to a state of responding to a read instruction of the processor; after finishing the reset operation, sending, by the processor, a read instruction to the SPI Flash, and receiving interruption state information sent by the SPI Flash according to the read instruction; and then determining, according to the interruption state information, whether the interrupted operation in the SPI Flash needs to be continued, and if yes, sending an instruction of continuing the interrupted operation to the SPI Flash.Type: GrantFiled: November 5, 2013Date of Patent: July 26, 2016Assignee: Huawei Technologies Co., Ltd.Inventors: Kuichao Song, Junyang Rao, Qiang Liu
-
Patent number: 9400746Abstract: A FLASH memory control technique with wear leveling between the different blocks of the FLASH memory. By a controller managing the blocks of a FLASH memory within a data storage device, some of the blocks are pushed into a spare queue waiting to be allocated as data blocks or system blocks and some blocks are pushed into a jail queue to be inaccessible. When the jail queue is full and any block within the spare queue has an erase count greater than any block within the jail queue, for wear leveling between the different blocks within the FLASH memory, the controller releases a first block selected from the jail queue and pushes a second block selected from the spare queue into the jail queue.Type: GrantFiled: March 3, 2014Date of Patent: July 26, 2016Assignee: SILICON MOTION, INC.Inventor: Po-Chia Chu
-
Patent number: 9396800Abstract: A program method of a nonvolatile memory device is provided, which includes programming a memory cell in one string selected from a plurality of vertical strings; determining whether a mode of operation of the nonvolatile memory device is a pre-pulse mode; when the mode of operation is determined to be the pre-pulse mode, applying a pre-pulse having a predetermined level to a string selection line connected with a gate of a string selection transistor of at least one unselected vertical string of the plurality of vertical strings for a particular time period; and performing a verification operation on the programmed memory cell.Type: GrantFiled: September 18, 2015Date of Patent: July 19, 2016Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Sang-Won Shim, Sang-Wan Nam, Kitae Park
-
Patent number: 9395779Abstract: A system includes a power supply, a memory controller and a memory device. The memory controller is configured to receive power from the power supply, generate a memory power supply voltage for use by the memory device based on the power received from the power supply and provide the memory power supply voltage to the memory device.Type: GrantFiled: April 2, 2014Date of Patent: July 19, 2016Assignee: SK hynix Inc.Inventors: Hoon Choi, Sang Don Lee, Yeon Uk Kim, Seok Joon Kang
-
Patent number: 9396105Abstract: A storage module includes a first memory with blocks for storing first and second commands transmitted from a host to a storage module. The staging module determines, based on a first timer, whether the first command has been received from the host. If received, the first command is stored in a first block of the first memory. If not received, the first block is left empty. A timing module starts the first timer when the first block is left empty and starts a second timer for the first block when the first command is stored in the first block. A control module: executes the commands to transfer data between the host and a second memory based on storage of the commands; determines whether a second block is empty; if empty, waits for the second timer to expire; and if not empty, resets the first timer.Type: GrantFiled: March 25, 2013Date of Patent: July 19, 2016Assignee: Marvell International Ltd.Inventors: Jason Adler, Lau Nguyen, Perry Neos
-
Patent number: 9391087Abstract: A nonvolatile semiconductor memory device includes first and second word line groups, each including a plurality of stacked word lines above a substrate, a first memory string including a first memory column through the first word line group, a second memory column through the second word line group, and a first memory connection portion electrically coupling the first and second memory columns, and a second memory string including a third memory column through the first word line group, a fourth memory column through the second word line group, and a second memory connection portion electrically coupling the third and fourth memory columns. The first memory connection portion is formed in a first layer of the substrate and the second memory connection portion is formed in a second layer of the substrate that is lower than the first layer.Type: GrantFiled: September 2, 2014Date of Patent: July 12, 2016Assignee: KABUSHIKI KAISHA TOSHIBAInventors: Noboru Shibata, Hiroshi Sukegawa
-
Patent number: 9384127Abstract: A memory device has a plurality of dedicated data blocks for storing user data and a plurality of dedicated overhead blocks for storing overhead data. A dedicated overhead block of the plurality of dedicated overhead blocks has a plurality of overhead segments. The overhead segments have physical block address registers configured to store physical block addresses defining respective dedicated data blocks.Type: GrantFiled: November 20, 2013Date of Patent: July 5, 2016Assignee: Micron Technology, Inc.Inventors: Petro Estakhri, Siamack Nemazie
-
Patent number: 9373404Abstract: In an embodiment, a target memory cell in a first block of memory cells of a memory device and a target memory cell in a second block of memory cells of the memory device are sensed concurrently while a read voltage is applied to a selected access line coupled to the target memory cell in the first block of memory cells and while a read voltage is applied to another selected access line coupled to the target memory cell in the second block of memory cells.Type: GrantFiled: June 23, 2015Date of Patent: June 21, 2016Assignee: Micron Technology, Inc.Inventor: Koji Sakui
-
Patent number: 9373402Abstract: A semiconductor memory and a method of programming the same are provided. A semiconductor memory device may include a memory cell array including a plurality of normal memory cells, a select transistor, and a dummy memory cell. The semiconductor memory device may include a voltage generator configured for generating a program voltage applied to a normal memory cell selected among the plurality of normal memory cells, and for generating a dummy word line voltage applied to the dummy memory cell in a program operation. The semiconductor memory device may include a control logic configured for controlling the voltage generator to adjust the dummy word line voltage based on the program voltage.Type: GrantFiled: February 11, 2015Date of Patent: June 21, 2016Assignee: SK hynix Inc.Inventor: Hyun Seung Yoo
-
Patent number: 9373397Abstract: Embodiments of the invention are directed towards a memory device comprising a plurality of wordlines each coupled to a row of memory cells in a subtile of the memory device, a plurality of level one column select circuits coupled to each cell in a plurality of groups of cells in a subtile, a plurality of level two column select circuits coupled to each of the plurality of groups of cells in the subtile, a common bit line coupled to the plurality of level one column select circuits and the plurality of level two column select circuits, the common bit line also coupled to a sense and program circuit, wherein the sense and program circuit addresses each first cell in each of the groups of cells to form a single page of memory.Type: GrantFiled: December 4, 2014Date of Patent: June 21, 2016Assignee: Sony CorporationInventors: Jun Sumino, Makoto Kitagawa
-
Patent number: 9368511Abstract: A semiconductor device includes interlayer dielectrics stacked and spaced apart from each other, a channel layer passing through the interlayer dielectrics, line pattern regions each surrounding a sidewall of the channel layer to be disposed between the interlayer dielectrics, a barrier pattern formed along a surface of each of the line pattern regions and the sidewall of the channel layer, a reaction preventing pattern formed on the barrier pattern along a surface of a first region of each of the line pattern regions, the first region being adjacent to the channel layer, a protection pattern filled in the first region on the reaction preventing pattern, and a first metal layer filled in a second region of each of the line pattern regions.Type: GrantFiled: November 24, 2015Date of Patent: June 14, 2016Assignee: SK Hynix Inc.Inventors: Chan Sun Hyun, Myung Kyu Ahn, Woo June Kwon
-
Patent number: 9368218Abstract: A flash memory controller is configured to provide a first erase mode for erasing one or more groups of flash memory cells in a flash memory device using a plurality of erase pulses and a second erase mode for erasing the one or more groups of flash memory cells using a single erase pulse. The controller may receive a fast erase signal to erase the one or more groups of flash memory cells and, in response to the signal, switch operating parameters of the flash memory device from first parameters corresponding to the first erase mode to second parameters corresponding to the second erase mode, and instruct the flash memory device to perform an erase operation on the one or more groups of flash memory cells according to the second parameters. The controller may then verify that the erase operation was completed using the single erase pulse.Type: GrantFiled: October 3, 2014Date of Patent: June 14, 2016Assignee: HGST NETHERLANDS B.V.Inventor: Pablo A. Ziperovich
-
Patent number: 9368161Abstract: A nonvolatile memory (NVM) cell includes a semiconductor substrate having therein an N well and a P well; a first oxide define (OD) region and a second oxide define (OD) region disposed within the N well; a PMOS select transistor disposed on the first OD region; a PMOS floating gate transistor serially connected to the select transistor and being disposed on the on the first OD region, wherein the PMOS floating gate transistor comprises a floating gate overlying the first OD region; and an assistant gate protruding from one distal end of the floating gate to one edge of the second OD region such that the assistant gate is capacitively coupled to the second OD region and the N well. The select transistor, the floating gate transistor and the assistant gate disposed on the same N well.Type: GrantFiled: April 1, 2015Date of Patent: June 14, 2016Assignee: eMemory Technology Inc.Inventors: Mu-Ying Tsao, Wei-Ren Chen
-
Patent number: 9368216Abstract: Apparatuses and methods for interconnections for 3D memory are provided. One example apparatus can include a stack of materials including a plurality of pairs of materials, each pair of materials including a conductive line formed over an insulation material. The stack of materials has a stair step structure formed at one edge extending in a first direction. Each stair step includes one of the pairs of materials. A first interconnection is coupled to the conductive line of a stair step, the first interconnection extending in a second direction substantially perpendicular to a first surface of the stair step.Type: GrantFiled: July 30, 2015Date of Patent: June 14, 2016Assignee: Micron Technology, Inc.Inventor: Toru Tanzawa
-
Patent number: 9361980Abstract: According to another embodiment, a method of reset operation for a resistive random access memory (RRAM) array, having a first RRAM connected to a first word line and a second RRAM connected to a second word line, is provided. A first electrical resistance between the first word line and a word line voltage source is lower than a second electrical resistance between the second word line and the word line voltage source. The method includes: providing a first voltage by using the word line voltage source for resetting the first RRAM; and providing a second voltage by using the word line voltage source for resetting the second RRAM, wherein the first voltage for resetting the first RRAM is lower than the second voltage for resetting the second RRAM.Type: GrantFiled: February 12, 2015Date of Patent: June 7, 2016Assignee: Taiwan Semiconductor Manufacturing Company LimitedInventors: Chun-Yang Tsai, Hon-Jarn Lin, Kuo-Ching Huang, Yu-Wei Ting
-
Patent number: 9355723Abstract: A semiconductor device may include a controller configured to generate a data retention path control signal in response to a power condition change signal. The semiconductor device may include a plurality of data retention paths configured to sequentially couple a plurality of global input/output (I/O) lines coupled to a volatile memory to a dummy I/O line in response to the data retention path control signal. The semiconductor device may include a dummy I/O pad coupled to the dummy I/O line. The semiconductor device may include a non-volatile memory device coupled to the dummy I/O pad, configured to retain a plurality of storage data received from the volatile memory when the volatile memory is powered off, or provide data retained in the volatile memory as recovery data when power is recovered by the volatile memory.Type: GrantFiled: June 5, 2015Date of Patent: May 31, 2016Assignee: SK HYNIX INC.Inventor: Sangkug Lym
-
Patent number: 9354816Abstract: An apparatus includes a plurality of memory dies and a controller. The controller may be communicatively coupled to the plurality of memory dies and configured to utilize multiple copies of a root record containing system data during a boot-up process. The multiple copies of the root record are stored using at least two of the plurality of memory dies.Type: GrantFiled: May 5, 2014Date of Patent: May 31, 2016Assignee: Seagate Technology LLCInventors: Zhengang Chen, Gordon J. Coleman, Earl T. Cohen, Ivana Djurdjevic, Erich F. Haratsch
-
Patent number: 9349457Abstract: A high voltage switch operates in response to a first drive voltage and a second drive voltage higher than the first drive voltage. The high voltage switch includes a PMOS transistor transmitting the second drive voltage to an output terminal according to a voltage applied to its gate, a first depletion mode transistor providing the second drive voltage to the PMOS transistor according to an output signal fed back from the output terminal, a second depletion mode transistor receiving the second drive voltage through one end and providing a switching voltage to another end according to a switching control signal, and a level shifter providing the switching voltage to a gate of the PMOS transistor according to an enable signal and a reverse enable signal.Type: GrantFiled: August 8, 2014Date of Patent: May 24, 2016Assignee: Samsung Electronics Co., Ltd.Inventors: Taehyun Kim, Youngsun Min
-
Patent number: 9348708Abstract: A memory system comprises a nonvolatile memory comprising a memory block having multiple pages, and a controller configured to control the nonvolatile memory to store data in the memory block according to a command and logical address received from an external source. The controller is configured to determine whether the logical address is currently mapped to a bad page of the memory block by referring to a bad page map, and as a consequence of determining that the logical address corresponds to the bad page, remaps the logical address to a different page and stores dummy data in the bad page.Type: GrantFiled: February 5, 2014Date of Patent: May 24, 2016Assignee: Samsung Electronics Co., Ltd.Inventors: Dawoon Jung, Jungho Yun, Min-Chul Kim, Youngil Seo, Wonchul Lee
-
Patent number: 9342446Abstract: A non-volatile memory system includes a memory section having a non-volatile cache portion storing data in a binary format, a primary user data storage section that stores user data in multi-state format, and an update memory area where the memory system stores data updating user data previously stored in the primary user data. The memory system allows a maximum number of blocks for use in the update memory area. When the memory system receives updated data corresponding to user data already written into the primary user data storage section, it determines whether a block of memory is available in the update memory area. In response to determining that a block of memory is not available in the update memory area, the system determines a block of the update memory to remove from the update memory; copies the data content of the determined update block into the cache portion of the memory section; and subsequently writes the updated data into the update memory.Type: GrantFiled: March 29, 2011Date of Patent: May 17, 2016Assignee: SANDISK TECHNOLOGIES, INC.Inventors: Neil David Hutchison, Robert George Young
-
Patent number: 9336893Abstract: A non-volatile memory device includes a sector pass/fail indicator circuit configured to store a pass/fail indicator for each sector in a first block of memory cells. The pass/fail indicator has a first value indicating the respective sector has failed erase verification and has a second value indicating the respective sector has passed erase verification. The sector pass/fail indicator circuit set the respective pass/fail indicators to the second value for one or more sectors in the first block after the respective sectors pass erase verification following a previous block erase operation of the first block. The first block is subjected to subsequent block erase operation where only word lines associated with the sectors having a pass/fail indicator having the first value are biased to the first bias voltage level.Type: GrantFiled: July 1, 2015Date of Patent: May 10, 2016Assignee: Integrated Silicon Solution, Inc.Inventors: Jong Sang Lee, Hounien Chen, Kyoung Chon Jin
-
Patent number: 9330761Abstract: A three dimensional stacked nonvolatile semiconductor memory according to an example of the present invention includes a memory cell array comprised of first and second blocks disposed side by side in a first direction, and a driver disposed on one end of the memory cell array in a second direction orthogonal to the first direction. First select gate lines in the first block and first select gate lines in the second block are connected to the driver after they are commonly connected in one end in the second direction of the memory cell array in a relation of one to one.Type: GrantFiled: August 15, 2014Date of Patent: May 3, 2016Assignee: KABUSHIKI KAISHA TOSHIBAInventor: Hiroshi Maejima
-
Patent number: 9331181Abstract: A memory device and a method of making a memory device that includes a semiconductor channel, a tunnel dielectric layer located over the semiconductor channel, a floating gate located over the tunnel dielectric layer, the floating gate comprising a continuous layer of an electrically conductive material and at least one protrusion of an electrically conductive material facing the tunnel dielectric layer and electrically shorted to the continuous layer, a blocking dielectric region located over the floating gate, and a control gate located over the blocking dielectric layer.Type: GrantFiled: March 11, 2013Date of Patent: May 3, 2016Assignee: SANDISK TECHNOLOGIES INC.Inventors: Donovan Lee, James K. Kai, George Samachisa, Henry Chien, George Matamis, Vinod R. Purayath
-
Patent number: 9330769Abstract: Nonvolatile memory device, operating methods thereof, and memory systems including the same. In the operating method, a ground select line of a first string connected to a bit line may be floated. An erase prohibition voltage may be applied to a ground select line of a second string connected to the bit line. An erase operation voltage may be applied to the first and second strings.Type: GrantFiled: December 22, 2014Date of Patent: May 3, 2016Assignee: Samsung Electronics Co., Ltd.Inventors: Jinman Han, Donghyuk Chae
-
Patent number: 9324441Abstract: As memory devices scale down, the controller may use different sets of trim values for read/program/erase operations for different blocks based on the amount of wear a block has experienced. To facilitate this process, when the controller issues series of commands, a set of parameters for the operations are initially transferred into latches that are normally used for user data, after which they are transferred into the registers used to hold the parameters while the operation is performed. This allows for read, write and erase parameters to be updated with minimal time penalty and on the fly, allowing for these trim values to be changed more frequently and without the need to add extra registers on the memory circuit.Type: GrantFiled: January 20, 2015Date of Patent: April 26, 2016Assignee: SanDisk Technologies Inc.Inventor: Grishma Shah
-
Patent number: 9318215Abstract: A data storage device includes non-volatile memory and a controller. The controller is configured to read first data from the non-volatile memory. The first data indicates a first count of storage elements of the group that have a first activation status when sensed with a first reference voltage at a first time. The controller is configured to read second data from the non-volatile memory. The second data indicates a second count of storage elements of the group that have the first activation status when sensed with the first reference voltage at a second time. The controller is configured to generate an updated first reference voltage at least partially based on a difference between the first count and the second count and based on one or more parameters corresponding to a distribution of threshold voltages of storage elements at the first time.Type: GrantFiled: April 11, 2013Date of Patent: April 19, 2016Assignee: SANDISK TECHNOLOGIES INC.Inventors: Sateesh Desireddi, Sachin Krishne Gowda, Jayaprakash Naradasi, Anand Venkitachalam, Manuel Antonio D'Abreu, Stephen Skala
-
Patent number: 9318199Abstract: Apparatuses may include a memory block with strings of memory cells formed in a plurality of tiers. The apparatus may further comprise access lines and data lines shared by the strings, with the access lines coupled to the memory cells corresponding to a respective tier of the plurality of tiers. The memory cells corresponding to at least a portion of the respective tier may comprise a respective page of a plurality of pages. Subsets of the data lines may be mapped into a respective partial page of a plurality of partial pages of the respective page. Each partial page may be independently selectable from other partial pages. Additional apparatuses and methods are disclosed.Type: GrantFiled: October 26, 2012Date of Patent: April 19, 2016Assignee: Micron Technology, Inc.Inventors: Michael Abraham, Tomoharu Tanaka, Koichi Kawai, Yuichi Einaga
-
Patent number: 9312011Abstract: A data writing method, a memory storage device, and a memory control circuit unit are provided. The method includes: writing data into at least one first logical unit and at least one second logical unit, and the data includes first data and second data; storing first data into at least one first physical erasing unit and filling the first physical erasing unit with the first data; storing second data into at least one second physical erasing unit; determining whether a remaining space of each second physical erasing unit is less than a threshold; if the remaining space of one of the at least one second physical erasing unit is less than the threshold, selecting at least one fourth physical erasing unit from a spare area and writing the second data into the at least one second physical erasing unit and the at least one fourth physical erasing unit.Type: GrantFiled: December 1, 2014Date of Patent: April 12, 2016Assignee: PHISON ELECTRONICS CORP.Inventors: Hong-Lipp Ko, Kheng-Joo Tan, Teng-Chun Hsu, Chia-Hung Chien
-
Patent number: 9305409Abstract: An electronic control unit comprises a central processing unit for calculating plural types of control data used for controlling a control object and a non-volatile memory rewritable of data. The processing unit writes sequentially type-affixed control data, in each of which type information indicating a type of control data is affixed to the control data, into a data write-in area in the non-volatile memory. When a hold condition corresponding to one of the plural types of control data is satisfied, the processing unit reads out the type-affixed control data, which includes the control data corresponding to a satisfied hold condition, from the data write-in area based on the type information, and writes the type-affixed control data read out from the data write-in area in a data holding area of the non-volatile memory.Type: GrantFiled: April 24, 2015Date of Patent: April 5, 2016Assignee: DENSO CORPORATIONInventor: Tomoya Tsuyama
-
Patent number: 9299439Abstract: Various embodiments comprise apparatuses such as those having a block of memory divided into sub-blocks that share a common data line. Each of the sub-blocks of the block of memory corresponds to a respective one of a number of segmented sources. Each of the segmented sources is electrically isolated from the other segmented sources of the block of memory. Additional apparatuses and methods of operation are described.Type: GrantFiled: August 31, 2012Date of Patent: March 29, 2016Assignee: Micron Technology, Inc.Inventor: Ramin Ghodsi
-
Patent number: 9298610Abstract: A data writing method, and a memory control circuit unit and a memory storage apparatus using the method are provided. The method includes: grouping the logical units into a first area and at least a second area according to the write counts of the logical units configured on the memory apparatus. The method also includes: determining whether the logical unit corresponding to the received data belongs to the first area. The method further includes: if the logical unit corresponding to the received data belongs to the first area, programming the received data into a first active physical erasing unit, and if the logical unit corresponding to the received data belongs to the first area, programming the received data into a second active physical erasing unit. Accordingly, the method may improve the efficiency of a garbage collection operation.Type: GrantFiled: May 30, 2014Date of Patent: March 29, 2016Assignee: PHISON ELECTRONICS CORP.Inventor: Ming-Jen Liang