Strobe Patents (Class 365/193)
-
Patent number: 8441832Abstract: For example, to include plural data input/output terminals and a strobe terminal that are electrically connected in common by a test probe, a command address terminal that is connected to a test probe, and an output control circuit that performs a selecting operation of data output circuits based on a signal that is supplied to the command address terminal. According to the present invention, it is possible to perform a test that uses non-compressed actual data while allocating plural data input/output terminals to one determination circuit within a tester. With this configuration, it is possible to test a large number of semiconductor devices in parallel by using a limited number of determination circuits within the tester.Type: GrantFiled: July 22, 2011Date of Patent: May 14, 2013Assignee: Elpida Memory, Inc.Inventor: Yasushi Matsubara
-
Patent number: 8441872Abstract: A method of operation in a memory controller comprising generating a mode control signal to specify at least one of a first and second mode is disclosed. In the first mode, the memory controller is configured to operate by issuing a memory access command to initiate a first data transfer between the memory controller and a first memory device, and generating a strobe signal to accompany data associated with the first data transfer. In the second mode, the controller is configured to operate by issuing a memory access command to initiate a second data transfer between the memory controller and at least first and second memory devices involving a full width that includes data widths of both the first and second memory devices, and issuing first and second strobe signals that accompany respective data transfers associated with each of the data widths of the first and second memory devices.Type: GrantFiled: July 18, 2012Date of Patent: May 14, 2013Assignee: Rambus Inc.Inventors: Jade M. Kizer, Yoshihito Koya, Frederick A. Ware
-
Publication number: 20130114359Abstract: A system includes a controller which is capable of operating at one of a first speed and a second speed slower than the first speed; a semiconductor memory apparatus operating at the first speed; and an input/output device which is connected between the semiconductor memory apparatus and the controller, and configured to control input/output of signals between the controller and the semiconductor memory apparatus, wherein the input/output device operates in a normal mode which corresponds to the input/output of the signals between the controller operating at the first speed and the semiconductor memory apparatus and a test mode which corresponds to the input/output of the signals between the controller operating at the second speed and the semiconductor memory apparatus.Type: ApplicationFiled: January 2, 2013Publication date: May 9, 2013Applicant: SK HYNIX INC.Inventor: SK HYNIX INC.
-
Publication number: 20130114358Abstract: A semiconductor memory device includes: a strobe clock generator configured to generate a strobe clock signal having a delay time controlled according to a plurality of test mode signals which are selectively enabled in response to a read signal or write signal; an internal address generator configured to latch an address in response to a first level of the strobe clock signal, and generate an internal address by decoding the address in response to a second level of the strobe clock signal; and an output enable signal generator configured to decode the internal address and generate output enable signals which are selectively enabled.Type: ApplicationFiled: December 23, 2011Publication date: May 9, 2013Applicant: HYNIX SEMICONDUCTOR INC.Inventor: Shin Ho CHU
-
Patent number: 8436641Abstract: Various embodiments of an on-die termination (ODT) signal generating circuit are disclosed. In one exemplary embodiment, the ODT signal generating circuit includes a latency unit and an ODT control signal generating unit. The latency unit is configured to receive a clock signal and an ODT signal. The latency unit is configured to delay the ODT signal by a predetermined time to generate a first ODT signal. The latency unit is also configured to delay the ODT signal by less than the predetermined time to generate a second ODT signal. The ODT control signal generating unit is configured to provide either one of the first and second ODT signals as an ODT control signal in response to a control signal.Type: GrantFiled: December 14, 2010Date of Patent: May 7, 2013Assignee: SK Hynix Inc.Inventor: Choung Ki Song
-
Patent number: 8437207Abstract: An apparatus for measuring data setup/hold time is capable of effectively measuring a setup/hold time of data, and includes a data generating unit for delaying an external clock signal according to counting signals and generating an internal clock signal and data signals from the delayed external clock signal in response to test signals, a flag signal generating unit for generating flag signals according to the internal clock signal and the data signals, and a counter for producing the counting signals in response to the flag signals.Type: GrantFiled: January 9, 2012Date of Patent: May 7, 2013Assignee: Hynix Semiconductor Inc.Inventor: Chang Ki Baek
-
Patent number: 8437206Abstract: A latency circuit comprises a latency control block, an internal read command generator, and a latency signal generation unit. The latency control block generates a plurality of first control clocks by delaying a delay sync signal generated based on an external clock, and generates a second control clock having a margin with respect to a read command decoded based on the delay sync signal. The internal read command generator samples the second control clock using the decoded read command and generates an internal read command based on a sampled second control clock. The latency signal generation unit generates a latency signal based on a shifting operation performed on the internal read command using the plurality of first control clocks.Type: GrantFiled: August 17, 2010Date of Patent: May 7, 2013Assignee: Samsung Electronics Co., Ltd.Inventors: In-Woo Jun, Byung Hoon Jeong, Min Soo Kim
-
Patent number: 8437205Abstract: Various embodiments of a semiconductor memory apparatus are disclosed. In one exemplary embodiment, the semiconductor memory apparatus may include: a column control signal generator configured to generate a column control signal for a pair of bit lines corresponding to a data mask during a data mask operation; and a bit line sense amplifier configured to sense and amplify a voltage difference between the pair of bit lines and electrically couple the pair of bit lines to a pair of segment input/output lines in response to the column control signal.Type: GrantFiled: December 16, 2010Date of Patent: May 7, 2013Assignee: SK Hynix Inc.Inventors: Mun Phil Park, Jung Hwan Lee
-
Patent number: 8432754Abstract: A disclosed synchronous memory control apparatus for enabling reception of data read from a memory circuit in synchronism with a strobe signal from the memory circuit includes a mask circuit masking the strobe signal using a mask signal; a timing measuring circuit delaying the strobe signal in plural units of delay and latching data of each of the delayed strobe signals; and a mask generating circuit generating the mask signal. The timing measuring circuit latches the data of each of the delayed strobe signals at the first rise edge of the corresponding masked strobe signal. The mask generating circuit includes a delay circuit having plural units of delay. A start timing of the mask signal is adjusted in synchronism with an internal clock, and a signal having a delay amount corresponding to a selected unit of delay by the delay circuit is outputted as the mask signal.Type: GrantFiled: March 16, 2011Date of Patent: April 30, 2013Assignee: Ricoh Company, Ltd.Inventor: Keiichi Iwasaki
-
Patent number: 8427892Abstract: A memory controller includes a circuit to generate a strobe signal for write operations to a DDR SDRAM. The circuit efficiently generates a glitch free strobe signal for a group of data lines. In one implementation, the memory controller includes a write data generation circuits to each transmit a data signal to the memory on a data line, the write data generation circuits being controlled by write enable signals. A write strobe generation circuit generates the strobe signal and the write enable signals, the strobe signal including a preamble window to signal the beginning of the data burst, a data transfer window, and a postamble window to signal the end of the data burst, the write strobe generation circuit generating the write enable signals a half memory cycle early and terminating the write enable signals a half memory cycle late with respect to the data signals generated by the write data generation circuits.Type: GrantFiled: June 8, 2011Date of Patent: April 23, 2013Assignee: Juniper Networks, Inc.Inventors: Srinivas Venkataraman, Praveen Garapally
-
Publication number: 20130094310Abstract: A memory controller receives data and phase-providing signals from a memory device. The phase-providing signal is not a clock signal, but is used by the memory controller to phase align a local data-sampling signal with the incoming data. The memory controller samples the data signal with the data-sampling signal. The memory controller can perform maintenance operations to update the phase relationship between the phase-providing and data-sampling signals.Type: ApplicationFiled: November 28, 2012Publication date: April 18, 2013Applicant: RAMBUS INC.Inventor: Rambus Inc.
-
Patent number: 8422320Abstract: A data strobe signal generation circuit includes: an enable signal generation unit configured to decode a test signal and generate an enable signal; an internal clock generation unit configured to generate a rising clock signal and a falling clock signal in response to the test signal; and a data strobe signal output unit configured to selectively buffer first and second powers in response to the rising clock signal and the falling clock signal, and output a data strobe signal.Type: GrantFiled: September 23, 2011Date of Patent: April 16, 2013Assignee: SK Hynix Inc.Inventors: Kwang Soon Kim, Bok Rim Ko
-
Patent number: 8422319Abstract: A system and method for gate training in a memory system is disclosed. In one embodiment, in a method for calibrating read data strobe gating, a first read command is issued to a memory module. A first DQS gate signal is issued before the beginning of the preamble of a first DQS signal received from the memory module that corresponds to the first read command. A second read command is issued to the memory module such that the preamble of a second DQS signal received from the memory module that corresponds to the second read command is adjacent to the postamble of the first DQS signal. Then, a second DQS gate signal is issued at a preset time after the first DQS gate signal. The second DQS signal is sampled repeatedly to locate the preamble of the second DQS signal.Type: GrantFiled: May 30, 2011Date of Patent: April 16, 2013Assignee: LSI CorporationInventors: Srinivas Sriadibhatla, Curtis Matheson Webster
-
Patent number: 8422331Abstract: A data output control circuit controls a data output in a read operation. A data output control method includes a count shifting mode and a delay mode and can be used in low and high frequency operations, so that a data output can be stably controlled in a broad frequency range. The data output control circuit includes: a low frequency mode controller a high frequency mode controller and a selector selecting any one of first and second command signals through CAS latency information to be output as a data output control signal.Type: GrantFiled: January 31, 2011Date of Patent: April 16, 2013Assignee: Hynix Semiconductor Inc.Inventor: Hyeng Ouk Lee
-
Patent number: 8411521Abstract: The timing of output signals can be controlled by coupling a digital signal through a signal distribution tree having a plurality of branches extending from an input node to respective clock inputs of a plurality of latches. A phase interpolator is included in a signal path common to all of the branches, and a respective delay line is included in each of the branches. Each of the latches couples a signal applied to its data input to an output terminal responsive to a transition of the digital signal applied to its clock input. The delay lines are adjusted so that the latches are simultaneously clocked. The delay of the phase interpolator is adjusted so that the signals are coupled to the output terminals of the latches with a predetermined timing relationship relative to signals coupled to output terminals of a second signal distribution tree.Type: GrantFiled: June 1, 2011Date of Patent: April 2, 2013Assignee: Micron Technology, Inc.Inventor: Paul A. LaBerge
-
Publication number: 20130077417Abstract: A memory device includes a command decoder and control interface logic. One or more external inputs, such as row and column address strobes, communicate with the command decoder through the control interface logic. A control signal is also in communication with the control interface logic. During operation of a drowsy mode in the memory device, a self-refresh signal causes the control signal to disable the external inputs. With the external inputs disabled, command hazards are reduced when exiting drowsy mode.Type: ApplicationFiled: November 21, 2012Publication date: March 28, 2013Applicant: MICRON TECHNOLOGY, INC.Inventor: MICRON TECHNOLOGY, INC.
-
Patent number: 8406070Abstract: An arrangement of memory devices and a controller is based on an interface with a reduced pin count relative to a known memory device and controller arrangement. Facilitating the reduced pin count interface the reduction of multiple strobe signal to a single strobe signal. In addition, a packet header transmitted on the data bus followed by a payload, includes an encoded indication of the type of the payload. Aspects of the present application relate to providing a traditional memory device with external logic devices, where the logic devices handle the single strobe and the packet header, thereby permitting single strobe operation.Type: GrantFiled: January 5, 2011Date of Patent: March 26, 2013Assignee: MOSAID Technologies IncorporatedInventors: Roland Schuetz, Jin-Ki Kim
-
Patent number: 8406071Abstract: A strobe signal is received in a device and execution of an operation in the device is delayed when the strobe signal includes a preamble. Additional apparatus, systems, and methods are disclosed.Type: GrantFiled: April 30, 2012Date of Patent: March 26, 2013Assignee: Micron Technology, Inc.Inventors: James Brian Johnson, Paul A. LaBerge, Jake Klier
-
Patent number: 8406065Abstract: There is a need to provide a small-sized memory interface circuit capable of adjusting timing between a strobe signal and a data signal without interrupting a normal memory access. An expected value acquisition latch latches write data in synchronization with a clock signal. A WDLL outputs a write strobe signal WDQS. An RDLL outputs a delayed write strobe signal WDQS_d. A read data latch latches looped-back write data in synchronization with the delayed write strobe signal WDQS_d. A comparator compares the read data latch with an output from the expected value acquisition latch. A register portion stores a delay value to be placed in the RDLL. A register control portion updates a delay value in the register portion in accordance with a comparison result. A delay selection portion places a delay value read from the register portion in the RDLL.Type: GrantFiled: September 14, 2012Date of Patent: March 26, 2013Assignee: Renesas Electronics CorporationInventor: Hideo Mochizuki
-
Patent number: 8406080Abstract: A semiconductor memory device using system clock with a high frequency can maintain a constant operation margin even in the change of operation environments including voltage level, temperature, and process. The semiconductor memory device includes an output control signal generator configured to be responsive to a read pulse that is activated in response to a read command, to generate an odd number of first output source signals corresponding to a rising edge of a system clock and a even number of second output source signals corresponding to a falling edge of the system clock, and an output enable signal generator configured to generate a first rising enable signal and a falling enable signal on the basis of the first output source signal and generate a second rising enable signal on the basis of the second output source signal, according to column address strobe (CAS) latencies, the first rising enable signal being activated earlier than the second rising enable signal by a half cycle of the system clock.Type: GrantFiled: November 5, 2010Date of Patent: March 26, 2013Assignee: Hynix Semiconductor Inc.Inventor: Hee-Jin Byun
-
Publication number: 20130070544Abstract: A memory interface circuit, which controls capture timing of data provided from a memory according to a strobe signal provided from the memory, includes a control unit that controls an activation timing of an internal strobe gate signal, which masks the strobe signal when being deactivated, by delaying the internal strobe gate signal by a first period shorter than one cycle time of a clock signal to generate an internal strobe gate adjustment signal, and by adjusting an activation timing of the adjustment signal. A detection unit outputs a detection signal, when the strobe signal changes from a first potential to a second potential higher than the first potential, or when the first potential of the strobe signal continues for a second period or longer. The control unit adjusts the activation timing of the adjustment signal in accordance with the detection signal.Type: ApplicationFiled: September 12, 2012Publication date: March 21, 2013Applicant: FUJITSU SEMICONDUCTOR LIMITEDInventors: Hitoaki NISHIWAKI, Shinichiro Ikeda
-
Patent number: 8400851Abstract: An output enable signal generation circuit of a semiconductor memory includes: a latency signal generation unit configured to generate a latency signal for designating activation timing of a data output enable signal in response to a read signal and a CAS latency signal; and a data output enable signal generation unit configured to control the activation timing and deactivation timing of the data output enable signal in response to the latency signal and a signal generated by shifting the latency signal based on a burst length (BL).Type: GrantFiled: December 28, 2010Date of Patent: March 19, 2013Assignee: SK Hynix Inc.Inventor: Hee Jin Byun
-
Publication number: 20130064025Abstract: Techniques are disclosed relating to determining when a data strobe signal is valid for capturing data. In one embodiment, an apparatus is disclosed that includes a memory interface circuit configured to determine an initial time value for capturing data from a memory based on a data strobe signal. In some embodiments, the memory interface circuit may determine this initial time value by reading a known value from memory. In one embodiment, the memory interface circuit further configured to determine an adjusted time value for capturing the data, where the memory interface circuit is configured to determine the adjusted time value by using the initial time value to sample the data strobe signal.Type: ApplicationFiled: September 8, 2011Publication date: March 14, 2013Inventors: Hao Chen, Rakesh L. Notani, Sukalps Biswas
-
Patent number: 8395962Abstract: A semiconductor memory device includes a source signal generation unit configured to generate a source pulse signal having a pulse width which is determined depending on an interval between an input of an active signal and an input of a column command signal, which is inputted after an active command, and a column decoding unit configured to generate a column select signal in response to an address and the source pulse signal.Type: GrantFiled: June 30, 2010Date of Patent: March 12, 2013Assignee: Hynix Semiconductor Inc.Inventor: Sang-Ho Lee
-
Patent number: 8395946Abstract: The data access apparatus comprises a phase locked loop (PLL) and a data receiving circuit. The PLL provides a plurality of internal clocks and selecting a strobe clock from the plurality of internal clocks according to a phase selection signal. The data receiving circuit comprises a latching module, for latching of the data signal according to trigger of the strobe clock and a calibrating circuit, for generating the phase selection signal for matching the data with a predetermined data according to the plurality of internal clocks in a training mode and finally determining the phase selection signal corresponding to a preferred clock used in a normal mode.Type: GrantFiled: December 15, 2010Date of Patent: March 12, 2013Assignee: MStar Semiconductor, Inc.Inventors: Eer-Wen Tyan, Ming-Chieh Yeh, Yi Ling Chen
-
Publication number: 20130058174Abstract: A controller for a DDR PSRAM is provided. The controller includes a single rate processing unit, a double rate processing unit and a selector. The signal rate processing unit obtains a single data rate data according to a first data and a first clock. The double rate processing unit obtains a double data rate data according to a second data and a second clock that is two times the frequency of the first clock. The selector selectively provides any of the single data rate data and the double data rate data to the DDR PSRAM via a common bus according to a control signal.Type: ApplicationFiled: December 5, 2011Publication date: March 7, 2013Applicant: MediaTek Inc.Inventors: Chih-Hsin LIN, Tsung-Huang CHEN, Bing-Shiun WANG, Jen-Pin SU
-
Publication number: 20130058175Abstract: A double data rate pseudo SRAM (DDR PSRAM) is provided. The DDR PSRAM includes a data receiver, a memory and an address decoder. The data receiver receives a first single data rate data from a controller via a common bus according to a clock, and receives a double data rate data from the controller via the common bus according to a data strobe signal from the controller. The address decoder decodes the first single data rate data to obtain an address of the memory. The data receiver stores the double data rate data into the address of the memory.Type: ApplicationFiled: February 23, 2012Publication date: March 7, 2013Applicant: MEDIATEK INC.Inventors: Chih-Hsin LIN, Tsung-Huang CHEN, Bing-Shiun WANG, Jen-Pin SU
-
Patent number: 8391089Abstract: A method for calibrating a data strobe (DQS) signal and associated circuit is provided. The calibrating method includes determining N buffers from a delay chain having M buffers to delay a predetermined phase during a first period; serially connecting the N buffers of the delay chain during a second period; and inputting the DQS signal to the N serially connected buffers to delay the DQS signal by the predetermined phase.Type: GrantFiled: March 5, 2010Date of Patent: March 5, 2013Assignee: MStar Semiconductor, Inc.Inventors: Yi Ling Chen, Yo Ling Chen
-
Patent number: 8391090Abstract: A controller includes a set of first terminals to be coupled to a device that is under control of the controller, and a control circuit configured to generate and output onto the set of first terminals synchronous mode information including a selected one of selection and non-selection modes, the selection mode causing the device to return to the controller a first data signal while activating a first data strobe signal that is synchronous in phase with a system clock, the non-selection mode causing the device to return to the controller a second data signal while activating a second data strobe signal that is asynchronous in phase with the system clock signal, and edge specifying information including a selected one of first and second states, the first state causing the device to activate the first data strobe signal at a first timing.Type: GrantFiled: September 21, 2011Date of Patent: March 5, 2013Assignee: Elpida Memory, Inc.Inventor: Atsuo Koshizuka
-
Patent number: 8391088Abstract: A semiconductor memory device includes a memory cell array, an output driver having a pseudo-open drain (POD) structure and providing read data from the memory cell array in a de-emphasis mode, and control logic controlling the output driver in response to a read command to activate the de-emphasis mode. The control logic activates the de-emphasis mode only during an output period during which the read data is output by the output driver.Type: GrantFiled: November 4, 2011Date of Patent: March 5, 2013Assignee: Samsung Electronics Co., Ltd.Inventors: Youngsoo Sohn, Taeyoung Oh, Seungjun Bae
-
Patent number: 8385142Abstract: An integrated circuit with a flexible data strobe signal (DQS) bus structure is presented. The integrated circuit has a number of input/output (I/O) modules with a number of data pins to receive and transmit data. In addition, a subset of the I/O modules also have a data strobe pin. The input/output modules are connected to data strobe signal buses having a fixed configuration. The configuration of the fixed DQS bus groups a number of data pins with a corresponding data strobe pin and the grouping of data pin spans multiple I/O modules. The integrated circuit also has a flexible data bus connected to the I/O modules. Data pins of I/O modules of a second integrated circuit are mapped a subset of the data pins of corresponding I/O modules of the integrated circuit. The flexible data strobe signal bus enables selection of the subset of data pins in the integrated circuit.Type: GrantFiled: May 12, 2009Date of Patent: February 26, 2013Assignee: Altera CorporationInventors: Guu Lin, Yen-Fu Lin, Mark W. Fiester, Stephanie T. Tran
-
Patent number: 8385144Abstract: A method for training an electronic memory may include receiving a first delay value and a second delay value. The first delay value and the second delay value may be associated with a first data strobe indicating when to sample data on a first memory lane of the electronic memory. The method may also include determining a difference between the first delay value and the second delay value. The method may further include receiving a third delay value associated with a second data strobe indicating when to sample data on a second memory lane of the electronic memory. The method may also include determining a fourth delay value for the second memory lane of the electronic memory utilizing the third delay value and the determined difference between the first delay value and the second delay value.Type: GrantFiled: February 25, 2011Date of Patent: February 26, 2013Assignee: LSI CorporationInventor: Brandon L. Hunt
-
Patent number: 8385143Abstract: A semiconductor memory apparatus includes: a read/write control unit configured to generate a write control signal and a read control signal using internal signals generated through separate signal paths in response to a write command and a read command respectively; and a plurality of ranks configured to perform a write operation or read operation according to the write control signal or the read control signal.Type: GrantFiled: December 16, 2010Date of Patent: February 26, 2013Assignee: SK Hynix Inc.Inventor: Heat Bit Park
-
Patent number: 8386737Abstract: A memory device controller having a write leveling mode of operation comprises: a clock generator that generates a periodic clock signal for transmission to a memory device; a data strobe generator that generates a data strobe signal for transmission to the memory device; and a control unit that generates command signals for transmission to the memory device, the controller, during operation in the write leveling mode, generating a command signal and a write leveling control signal for transmission to the memory device.Type: GrantFiled: September 15, 2009Date of Patent: February 26, 2013Assignee: Samsung Electronics Co., Ltd.Inventors: Young-Jin Jeon, Yang-Ki Kim
-
Publication number: 20130044552Abstract: A method of operation in a memory controller is disclosed. The method includes receiving a strobe signal having a first phase relationship with respect to first data propagating on a first data line, and a second phase relationship with respect to second data propagating on a second data line. A first sample signal is generated based on the first phase relationship and a second sample signal is generated based on the second phase relationship. The first data signal is received using a first receiver clocked by the first sample signal. The second data signal is received using a second receiver clocked by the second sample signal.Type: ApplicationFiled: October 19, 2012Publication date: February 21, 2013Applicant: RAMBUS INC.Inventor: Rambus Inc.
-
Patent number: 8379471Abstract: A semiconductor memory device includes a bank including a first cell region and a second cell region, an active signal generation unit configured to generate a first row active signal and a second row active signal having different activation periods from each other in response to a refresh command, and an address counting unit configured to count the refresh command and generate a row address, wherein a word line of the first cell region designated by the row address is activated when the first row active signal is activated, and a word line of the second cell region designated by the row address is activated when the second row active signal is activated.Type: GrantFiled: December 21, 2010Date of Patent: February 19, 2013Assignee: Hynix Semiconductor Inc.Inventor: Ki-Chang Kwean
-
Patent number: 8379459Abstract: A memory system with delay locked loop (DLL) bypass control including a method for accessing memory that includes receiving a memory read command at a memory device. The memory device is configured to operate in a DLL off-mode to bypass a DLL clock as input to generating a read clock. A DLL power-on command is received at the memory device and in response to receiving the DLL power-on command a DLL initialization process is performed at the memory device. The memory read command is serviced at the memory device operating in the DLL off-mode, the servicing overlapping in time with performing the DLL initialization process. The memory device is configured to operate in a DLL on-mode to utilize the DLL clock as input to generating the read clock in response to a specified period of time elapsing. The specified period of time is relative to receiving the DLL power-on command.Type: GrantFiled: July 21, 2010Date of Patent: February 19, 2013Assignee: International Business Machines CorporationInventors: Kyu-Hyoun Kim, Warren E. Maule, Lisa C. Gower
-
Patent number: 8379457Abstract: A flash memory controller includes a controllable delay circuit configured to receive a read strobe signal from a flash memory device and to delay the read strobe signal, a data latch, coupled to the controllable delay circuit, configured to receive the delayed read strobe signal, and to capture data from the flash memory device using the delayed read strobe signal, and a calibration circuit coupled to the controllable delay circuit, configured to instruct the controllable delay circuit to delay the read strobe signal at one of a plurality of delay settings, to receive the captured data from the data latch, to determine an accuracy of the captured data, and to determine an adjustment factor for the controllable delay circuit based on the accuracy of the data captured at the data latch.Type: GrantFiled: March 15, 2012Date of Patent: February 19, 2013Assignee: STEC, Inc.Inventor: Tsan Lin Chen
-
Patent number: 8374042Abstract: A command decoder includes a snoop read control signal generation unit that generates a snoop read control signal from a internal chip select signal according to a level of a transmission mode control signal, and an internal snoop read command generation unit that generates an internal snoop read command by driving a first node in response to an internal command and the snoop read control signal.Type: GrantFiled: February 25, 2011Date of Patent: February 12, 2013Assignee: SK Hynix Inc.Inventor: Nak Kyu Park
-
Publication number: 20130033946Abstract: The disclosed embodiments relate to components of a memory system that support frequency-agile strobe enable window generation during read accesses. In specific embodiments, this memory system contains a memory controller which includes a timing circuit to synchronize a timing-enable signal with a timing signal returned from a read path, wherein the timing signal includes a delay from the read path. In some embodiments, the timing circuit further comprises two calibration loops. The first calibration loop tracks the timing-enable signal with respect to a cycle-dependent delay in the delay, wherein the cycle-dependent delay depends on a frequency of the strobe signal. The second calibration loop tracks the timing-enable signal with respect to a cycle-independent delay in the delay, wherein the cycle-independent delay does not depend on the frequency of the strobe signal. In some embodiments, the first calibration loop and the second calibration loop are cascaded.Type: ApplicationFiled: July 10, 2012Publication date: February 7, 2013Applicant: RAMBUS INC.Inventors: Frederick A. Ware, Brian S. Leibowitz, Ely Tsern
-
Patent number: 8363485Abstract: A latching element latches incoming data into an integrated circuit. The latching element (for example, a latch or flip-flop) can be considered to include a data path portion, a clock path portion, and an ideal latching element. In one embodiment, an open-loop replica of the data path portion is disposed in a clock signal path between a clock input terminal of the integrated circuit and a clock input lead of the latching element. In a second embodiment, an additional replica of the clock path portion is disposed in a data signal path between a data terminal of the integrated circuit and a data input lead of the latching element. The replica circuits help prevent changes in skew between a data path propagation time to the ideal latching element and clock path propagation time to the ideal latching element. Setup times remain substantially constant over PVT (process, supply voltage, temperature).Type: GrantFiled: September 15, 2009Date of Patent: January 29, 2013Assignee: QUALCOMM IncorporatedInventors: Ashwin Raghunathan, Marzio Pedrali Noy
-
Patent number: 8363492Abstract: Provided is a delay adjustment device for adjusting delay of a strobe signal, which specifies when to read a data signal on a data line, with respect to the data signal in order to perform data transfer with an external memory. A testing unit 150 included in a delay adjustment unit is provided with a memory bandwidth monitoring unit 212 that monitors memory bandwidth in use on the data line used for data transfer with a memory circuit. The testing unit 150 performs delay adjustment when the memory bandwidth in use is lower than a predetermined threshold. Delay adjustment is performed by delaying the strobe signal from the data signal by a variety of predetermined delays and determining whether data transfer is successful at each delay, calculating an optimal delay, and thereafter delaying the strobe signal by the calculated delay.Type: GrantFiled: May 27, 2010Date of Patent: January 29, 2013Assignee: Panasonic CorporationInventors: Kouichi Ishino, Takeshi Nakayama, Masahiro Ishii
-
Publication number: 20130021857Abstract: A method of operation in a memory controller comprising generating a mode control signal to specify at least one of a first and second mode is disclosed. In the first mode, the memory controller is configured to operate by issuing a memory access command to initiate a first data transfer between the memory controller and a first memory device, and generating a strobe signal to accompany data associated with the first data transfer. In the second mode, the controller is configured to operate by issuing a memory access command to initiate a second data transfer between the memory controller and at least first and second memory devices involving a full width that includes data widths of both the first and second memory devices, and issuing first and second strobe signals that accompany respective data transfers associated with each of the data widths of the first and second memory devices.Type: ApplicationFiled: July 18, 2012Publication date: January 24, 2013Inventors: Jade M. Kizer, Yoshihiro Koya, Frederick A. Ware
-
Publication number: 20130010552Abstract: Memory device systems, systems and methods are disclosed, such as those involving a plurality of stacked memory device dice and a logic die connected to each other through a plurality of conductors. The logic die serves, for example, as a memory interface device to a memory access device, such as a processor. The logic die can include a command register that allows selective operation in either of two modes. In a direct mode, conventional command signals as well as row and column address signals are applied to the logic die, and the logic die can essentially couple these signals directly to the memory device dice. In an indirect mode, a packet containing a command and a composite address are applied to the logic die, and the logic die can decode the command and composite address to apply conventional command signals as well as row and column address signals to the memory device dice.Type: ApplicationFiled: September 14, 2012Publication date: January 10, 2013Inventor: JOSEPH M. JEDDELOH
-
Publication number: 20130010546Abstract: A differential data strobe receiver is provided which is configured to receive a differential data strobe signal at a first strobe input and a second strobe input, wherein transitions of the differential data strobe signal indicate sample points for an associated data signal. The differential data receiver is configured to identify the transitions of the differential strobe signal by differentially comparing values of the differential strobe signal received at the first strobe input and the second strobe input. The differential data strobe receiver comprises strobe gating circuitry configured to generate a strobe gating signal, wherein the associated data signal can only be sampled in dependence on the differential data strobe signal when the strobe gating signal is asserted and strobe input termination circuitry configured selectively to provide a first termination connection for the first strobe input and a second termination connection for the second strobe input.Type: ApplicationFiled: July 6, 2011Publication date: January 10, 2013Applicant: ARM LimitedInventors: Bingda B. Wang, Kostadin Gitchev
-
Publication number: 20130010554Abstract: A system, includes a controller comprising a plurality of first external terminals configured to supply a command and an address, and communicate a data, and communicate a strobe signal related to the data; and a semiconductor memory device including a plurality of second external terminals corresponding to the plurality of first external terminals, at least one of the plurality of first external terminals and at least one of the plurality of second external terminals each being capable of supplying an information specifying a length of a preamble of the strobe signal before the semiconductor memory device communicates the data between the controller and the semiconductor memory device, the semiconductor memory device further including a preamble register configured to be capable of storing the information.Type: ApplicationFiled: September 15, 2012Publication date: January 10, 2013Applicant: ELPIDA MEMORY, INC.Inventor: Atsuo KOSHIZUKA
-
Publication number: 20130010555Abstract: A semiconductor memory device, includes a clock terminal provided to receive a clock signal, a data terminal provided to transfer a data therethrough in synchronization with the clock signal, a strobe terminal provided to be related in the data terminal and to transfer a strobe signal therethrough, a command terminal provided to receive a command that communicates the data with an outside thereof, and an address terminal provided to be supplied an information specifying a length of a preamble of the strobe signal from an outside of the semiconductor memory device, prior to communicating the data.Type: ApplicationFiled: September 15, 2012Publication date: January 10, 2013Applicant: ELPIDA MEMORY, INC.Inventor: Atsuo KOSHIZUKA
-
Publication number: 20130010556Abstract: A system, includes a controller including a plurality of first external terminals configured to supply a command, a clock signal and an address, and communicate a data, and communicate a strobe signal related to the data, and a semiconductor memory device including a plurality of second external terminals corresponding to the plurality of first external terminals, one of the plurality of first external terminals and one of the plurality of second external terminals transferring an information specifying a length of a preamble of the strobe signal before the semiconductor memory device communicates the data,Type: ApplicationFiled: September 15, 2012Publication date: January 10, 2013Applicant: ELPIDA MEMORY, INC.Inventor: Atsuo KOSHIZUKA
-
Publication number: 20130010553Abstract: A controller, includes a plurality of external terminals configured to supply a command and an address to a semiconductor memory device, communicate a data with the semiconductor memory device, and communicate a strobe signal related to the data, at least one external terminal among the plurality of external terminals being configured to be capable of supplying an information specifying a length of a preamble of the strobe signal before the semiconductor memory device communicates the data.Type: ApplicationFiled: September 15, 2012Publication date: January 10, 2013Applicant: ELPIDA MEMORY, INC.Inventor: Atsuo KOSHIZUKA
-
Patent number: RE44218Abstract: A semiconductor memory device includes a CAS latency mode detecting means for outputting a CAS latency control signal in response to a CAS latency mode; and an auto-precharge control means for controlling timing of an auto-precharge operation in response to the CAS latency control signal.Type: GrantFiled: December 22, 2011Date of Patent: May 14, 2013Assignee: 658868 N.B. Inc.Inventors: Jae-Hyuk Im, Woon-Bok Lee