Transistors Or Diodes Patents (Class 365/72)
-
Patent number: 8411527Abstract: In a memory device, an array of memory cells is coupled between a virtual ground node and a supply node. First and second transistors are coupled in source-drain parallel between the virtual ground node and a ground bus. The first transistor is substantially larger than the second transistor. A control circuit provides a first gate signal to a gate of the first transistor and a second gate signal to a gate of the second transistor. The control circuit includes: a configuration memory cell providing a first control signal; an interconnect providing a second control signal; and control logic receiving the first and second control signals and providing the first gate signal. The array of memory cells has three modes responsive to the first and second gate signals, where the three modes include an active mode, a first sleep mode, and a second sleep mode.Type: GrantFiled: April 21, 2011Date of Patent: April 2, 2013Assignee: Xilix, Inc.Inventor: Tim Tuan
-
Publication number: 20130077375Abstract: A semiconductor memory includes a first conductive layer including a first pair of bit lines coupled to a first bit cell and a second conductive layer including a second pair of bit lines coupled to the first bit cell. The first and second conductive layers are vertically separated from each other.Type: ApplicationFiled: September 23, 2011Publication date: March 28, 2013Applicant: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.Inventor: Jhon Jhy Liaw
-
Patent number: 8406047Abstract: Memory devices and methods of operating memory devices are shown. Configurations described include a memory cell string having an elongated n type body region and having select gates with p type bodies. Configurations and methods shown can provide a reliable bias to a body region for memory operations such as erasing.Type: GrantFiled: November 29, 2010Date of Patent: March 26, 2013Assignee: Micron Technology, Inc.Inventor: Akira Goda
-
Patent number: 8406034Abstract: A semiconductor memory device in accordance with an embodiment includes a plurality of first word lines, a plurality of bit lines, a resistance varying material, a plurality of second word lines and an insulating film. The bit lines intersect the first word lines. The resistance varying material is disposed at respective intersections of the first word lines and the bit lines. The second word lines intersect the bit lines. The insulating film is disposed at respective intersections of the second word lines and the bit lines. One of the first word lines and one of the second word lines are disposed so as to sandwich the bit lines. The second word lines, the bit lines, and the insulating film configure a field-effect transistor at respective intersections of the second word lines and the bit lines. The field-effect transistor and the resistance varying material configure one memory cell.Type: GrantFiled: March 18, 2011Date of Patent: March 26, 2013Assignee: Kabushiki Kaisha ToshibaInventor: Kenichi Murooka
-
Patent number: 8400811Abstract: Techniques for providing a direct injection semiconductor memory device having ganged carrier injection lines are disclosed. In one particular exemplary embodiment, the techniques may be realized as an apparatus including a first region coupled to a bit line and a second region coupled to a source line. The apparatus may also comprise a body region spaced apart from and capacitively coupled to a word line, wherein the body region is electrically floating and disposed between the first region and the second region. The apparatus may further comprise a third region coupled to a constant voltage source via a carrier injection line configured to inject charges into the body region through the second region.Type: GrantFiled: April 27, 2010Date of Patent: March 19, 2013Assignee: Micron Technology, Inc.Inventors: Eric S. Carman, Michael A. Van Buskirk, Yogesh Luthra
-
Patent number: 8400812Abstract: According to one embodiment, a semiconductor memory device includes a memory array and a peripheral circuit. The memory array has a plurality of memory cells, word lines, and bit lines, in which a first, second, and third blocks are set in the order along the bit line. The peripheral circuit has a transistor group. The transistor group includes a first transfer transistor belonging to the first block, a second transfer transistor belonging to the second block, and a third transfer transistor belonging to the third block. The first, second, and third transfer transistors share the other of a source and a drain of each. With regard to a direction in which either of the source and the drain is connected to the other in each of the first, second, and third transfer transistors, the directions of the adjacent transfer transistors are different from each other by 90° or 180°.Type: GrantFiled: September 13, 2011Date of Patent: March 19, 2013Assignee: Kabushiki Kaisha ToshibaInventors: Hiroyuki Kutsukake, Kikuko Sugimae, Mitsuhiro Noguchi
-
Patent number: 8395932Abstract: A semiconductor storage device includes a memory cell array, a plurality of word lines, a plurality of bit lines, a first gate wiring element 3a, 3b, a second gate wiring element 3c, 3d, a first connector 5a, 5b, and a second connector 5c, 5d. Each memory cell 10 has first and second sets having a driver transistor 11, a load transistor 12, and an access transistor 13. The word lines are arranged in parallel to each other along a first direction. The bit lines are arranged in parallel to each other along a second direction perpendicular to the first direction. The first gate wiring element comprises a gate electrode of the first driver transistor and the first load transistor, and has a rectangular shape having straight line on opposite sides. The second gate wiring element comprises a gate electrode of the access transistor and has a rectangular shape having straight line on opposite sides.Type: GrantFiled: June 30, 2010Date of Patent: March 12, 2013Assignee: Renesas Electronics CorporationInventors: Hidemoto Tomita, Shigeki Ohbayashi, Yoshiyuki Ishigaki
-
Patent number: 8395931Abstract: A semiconductor device which stores data by using a transistor whose leakage current between source and drain in an off state is small as a writing transistor. In a matrix including a plurality of memory cells in which a drain of the writing transistor is connected to a gate of a reading transistor and the drain of the writing transistor is connected to one electrode of a capacitor, a gate of the writing transistor is connected to a writing word line; a source of the writing transistor is connected to a writing bit line; and a source and a drain of the reading transistor are connected to a reading bit line and a bias line. In order to reduce the number of wirings, the writing bit line or the bias line is substituted for the reading bit line in another column.Type: GrantFiled: January 19, 2011Date of Patent: March 12, 2013Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Shunpei Yamazaki, Yasuhiko Takemura
-
Patent number: 8395961Abstract: A semiconductor memory device includes a plurality of memory cells, a plurality of bit lines respectively connected to the memory cells, a plurality of first and second word lines respectively connected to the memory cells, a plurality of first drivers for driving the first word lines selected during a read operation, and a plurality of second drivers for driving the second word lines selected during a write operation, the second driver having a different drive capability from the first driver's.Type: GrantFiled: June 8, 2010Date of Patent: March 12, 2013Assignee: Fujitsu LimitedInventors: Hirotoshi Sasaki, Yukitoshi Hanafusa
-
Patent number: 8385112Abstract: A variable resistance memory array, programming a variable resistance memory element and methods of forming the array. A variable resistance memory array is formed with a plurality of word line transistors surrounding each phase change memory element. To program a selected variable resistance memory element, all of the bitlines are grounded or biased at the same voltage. A top electrode select line that is in contact with the selected variable resistance memory element is selected. The word line having the word line transistors surrounding the selected variable resistance memory element are turned on to supply programming current to the element. Current flows from the selected top electrode select line through the variable resistance memory element into the common source/drain region of the surrounding word line transistors, across the transistors to the nearest bitline contacts. The word lines are patterned in various lattice configurations.Type: GrantFiled: September 22, 2010Date of Patent: February 26, 2013Assignee: Micron Technology, Inc.Inventor: Jun Liu
-
Publication number: 20130044531Abstract: A semiconductor memory device includes a stacked structure including a plurality of wordline structures sequentially stacked that each include: a plurality of wordlines with sidewalls and extending in a first direction on the substrate, and a connecting pad extending in a second direction on the substrate and being connected in common to the plurality of wordlines. A plurality of interconnections at a height over the substrate are connected to the connecting pads of the wordline structures, respectively. The device further includes bitlines substantially vertical to a top surface of the substrate and crossing one of the sidewalls of the plurality of wordlines, and memory elements between the bitlines and the plurality of wordlines, respectively. A length of the connecting pad in the second direction is substantially equal to a product of a minimum pitch between the interconnections and a stack number of one of the plurality of wordlines.Type: ApplicationFiled: August 16, 2012Publication date: February 21, 2013Applicant: Samsung Electronics Co., Ltd.Inventors: Ingyu BAEK, Chanjin PARK, Hyunsu JU
-
Patent number: 8379428Abstract: A semiconductor storage device includes: memory cells including a transistor and a capacitor; bit lines; word lines; and sense amplifiers including first and second sense amplifiers, wherein the memory cells includes: a first memory cell group sharing a first auxiliary word line; and a second memory cell group sharing a second auxiliary word line, wherein the word lines includes a first word line coupled to the first auxiliary word line and a second word line coupled to the second auxiliary word line, the first word line is coupled to the first auxiliary word line in a first word line contact region, the second word line is coupled to the second auxiliary word line in a second word line contact region, the bit lines includes first and second bit lines coupled to the first sense amplifier on both sides of the first word line contact region.Type: GrantFiled: October 28, 2010Date of Patent: February 19, 2013Assignee: Fujitsu Semiconductor LimitedInventors: Hiroyuki Ogawa, Akihisa Yamaguchi
-
Publication number: 20130039113Abstract: A DRAM memory device includes at least one memory cell including a transistor having a first electrode, a second electrode and a control electrode. A capacitor is coupled to the first electrode. At least one electrically conductive line is coupled to the second electrode and at least one second electrically conductive line is coupled to the control electrode. The electrically conductive lines are located between the transistor and the capacitor. The capacitor can be provided above a fifth metal level.Type: ApplicationFiled: January 20, 2011Publication date: February 14, 2013Applicant: STMICROELECTRONICS (CROLLES 2) SASInventors: Sébastien Cremer, Frédérìc Lalanne, Marc Vernet
-
Patent number: 8369125Abstract: A semiconductor integrated circuit device includes a semiconductor substrate; a plurality of word lines extending parallel to one another on the semiconductor substrate; a plurality of bit lines extending parallel to one another on the semiconductor substrate, arranged to cross with the word lines, and delimiting a plurality of crossing regions where the word lines intersect the bit lines and a plurality of unit memory cell regions with each cell region bounded by an adjacent pair of the word lines and an adjacent pair of the bit lines; and gate electrodes for the respective unit memory cell regions, each gate electrode electrically connected with any one of a pair of word lines which delimit a corresponding unit memory cell, and formed such that at least a portion of the gate electrode is bent toward a bit line direction.Type: GrantFiled: April 15, 2011Date of Patent: February 5, 2013Assignee: SK Hynix Inc.Inventor: Myoung Jin Lee
-
Patent number: 8369127Abstract: A nonvolatile semiconductor memory device according to the present invention includes a memory cell array layer including a first line; a plurality of second and third lines that are formed below or above the first line and cross each other; and a plurality of memory cells arranged at each intersection of the second and third lines, the memory cell including a variable resistor and a transistor, which are connected to each other in series between the first line and the third line, the variable resistor being electrically rewritable and storing a resistance value as data in a nonvolatile manner, and the transistor being a columnar transistor having the second line arranged at its side face as a gate.Type: GrantFiled: February 17, 2010Date of Patent: February 5, 2013Assignee: Kabushiki Kaisha ToshibaInventor: Hiroshi Maejima
-
Patent number: 8363452Abstract: Disclosed is a semiconductor device functioning as a multivalued memory device including: memory cells connected in series; a driver circuit selecting a memory cell and driving a second signal line and a word line; a driver circuit selecting any of writing potentials and outputting it to a first signal line; a reading circuit comparing a potential of a bit line and a reference potential; and a potential generating circuit generating the writing potential and the reference potential. One of the memory cells includes: a first transistor connected to the bit line and a source line; a second transistor connected to the first and second signal line; and a third transistor connected to the word line, bit line, and source line. The second transistor includes an oxide semiconductor layer. A gate electrode of the first transistor is connected to one of source and drain electrodes of the second transistor.Type: GrantFiled: November 2, 2010Date of Patent: January 29, 2013Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Shunpei Yamazaki, Jun Koyama, Kiyoshi Kato
-
Patent number: 8363476Abstract: A memory device, a manufacturing method and an operating method of the same are provided. The memory device includes a substrate, stacked structures, a channel element, a dielectric element, a source element, and a bit line. The stacked structures are disposed on the substrate. Each of the stacked structures includes a string selection line, a word line, a ground selection line and an insulating line. The string selection line, the word line and the ground selection line are separated from each other by the insulating line. The channel element is disposed between the stacked structures. The dielectric element is disposed between the channel element and the stacked structure. The source element is disposed between the upper surface of the substrate and the lower surface of the channel element. The bit line is disposed on the upper surface of the channel element.Type: GrantFiled: January 19, 2011Date of Patent: January 29, 2013Assignee: Macronix International Co., Ltd.Inventors: Hang-Ting Lue, Shih-Hung Chen
-
Patent number: 8363469Abstract: A non-volatile memory cell includes NMOS programming, read, erase, and control transistors having gate electrodes connected to a storage node. The erase and control transistors have interconnected source, drain, and bulk electrodes. The cell is programmed by setting source, drain, bulk, and gate electrodes of all transistors to a positive voltage. An inhibiting voltage is applied to source, drain, and bulk electrodes of the read transistor, while setting source and drain electrodes of the programming transistor to the positive voltage and the bulk electrode of the programming transistor to the positive voltage or the inhibiting voltage. Source, drain, and bulk electrodes of the control transistor are then ramped to a negative control voltage while ramping source, drain, and bulk electrodes of the erase transistor to a negative erase voltage and then back to the positive voltage. Source, drain.Type: GrantFiled: February 2, 2010Date of Patent: January 29, 2013Assignee: National Semiconductor CorporationInventors: Pavel Poplevine, Umer Khan, Hengyang (James) Lin, Andrew J. Franklin
-
Patent number: 8363506Abstract: A semiconductor memory device includes a plurality of memory cells, a plurality of bit lines respectively connected to the memory cells, a plurality of first and second word lines respectively connected to the memory cells, a plurality of first drivers for driving the first word lines selected during a read operation, and a plurality of second drivers for driving the second word lines selected during a write operation, the second driver having a different drive capability from the first driver's.Type: GrantFiled: June 8, 2010Date of Patent: January 29, 2013Assignee: Fujitsu LimitedInventors: Hirotoshi Sasaki, Yukitoshi Hanafusa
-
Patent number: 8345459Abstract: A method includes generating, from a representation of a first integrated circuit, a representation of a second integrated circuit. The representation of the first integrated circuit includes a plurality of representations of operative memory channel interfaces including a representation of a first operative memory channel physical interface. The representation of the second integrated circuit includes a representation of a pseudo-memory channel physical interface and at least a representation of a second operative memory channel physical interface. The generating includes replacing an instantiation of a first circuit of the representation of the first operative memory channel physical interface with an instantiation of a second circuit. The instantiation of the second circuit is a representation of a circuit that is logically equivalent to a first circuit represented by the instantiation of the first circuit.Type: GrantFiled: February 10, 2011Date of Patent: January 1, 2013Assignee: ATI Technologies ULCInventors: Yuxin Li, Martin J. Kulas
-
Publication number: 20120327698Abstract: An interconnect architecture for connecting read/write circuitry to a memory structure, the interconnect architecture includes a switching layer having a number of access switches arranged in at least one set of two offset switch blocks, the access switches being connected to a first set of parallel wire tracks and a second set of parallel wire tracks intersecting the first set of parallel wire tracks; and a routing layer connecting the switches to a number of access vias of the memory structure; in which four wire tracks are used to select a programmable device of the memory structure.Type: ApplicationFiled: March 12, 2010Publication date: December 27, 2012Inventor: Frederick Perner
-
Patent number: 8339828Abstract: An object of the present invention is to provide a semiconductor device combining transistors integrating on a same substrate transistors including an oxide semiconductor in their channel formation region and transistors including non-oxide semiconductor in their channel formation region. An application of the present invention is to realize substantially non-volatile semiconductor memories which do not require specific erasing operation and do not suffer from damages due to repeated writing operation. Furthermore, the semiconductor device is well adapted to store multivalued data. Manufacturing methods, application circuits and driving/reading methods are explained in details in the description.Type: GrantFiled: November 17, 2010Date of Patent: December 25, 2012Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Shunpei Yamazaki, Jun Koyama, Kiyoshi Kato
-
Publication number: 20120320655Abstract: A semiconductor device includes a cell region including memory cells that have a selection element and a data storage element, and a driving circuit region including a driving transistor configured to operate the selection element. The driving transistor includes active portions defined by a device isolation pattern in a substrate and a gate electrode running across the active portion along a first direction, the gate electrode including channel portions of a ring-shaped structure. The driving transistor further includes first impurity doped regions disposed in the active portions that are surrounded by channel portions, and second impurity doped regions disposed in the active portion that are separated from the first impurity doped regions by the channel portions.Type: ApplicationFiled: June 18, 2012Publication date: December 20, 2012Inventors: Seunguk Han, Jay-Bok Choi, Dong-Hyun Lee, Namho Jeon
-
Publication number: 20120314470Abstract: A memory cell includes a first transistor controlling writing of the first date by being in an on state, and holding of the first data by being in an off state, a second transistor in which a potential of one of a source and a drain is a potential of the second data and a potential of a gate is a potential of the first data, and a third transistor which has a conductivity type opposite to that of the second transistor, which has one of a source and a drain electrically connected to the other of the source and the drain of the second transistor, and in which a potential of a gate is a potential of the first data.Type: ApplicationFiled: June 5, 2012Publication date: December 13, 2012Applicant: Semiconductor Energy Laboratory Co., Ltd.Inventor: Daisuke MATSUBAYASHI
-
Publication number: 20120314471Abstract: A semiconductor device comprises a first region and a second region. The first region includes a plurality of memory cells each of which holds respective data and a plurality of sense amplifiers that respectively amplify the data in the plurality of memory cells, based on a first voltage. The second region is provided along one side of the first region and includes a first power supply generation circuit that generates the first voltage, based on a second voltage. The second voltage being supplied to the first power supply circuit by a first power supply interconnect extends on the first region in a first direction parallel to the one side of the first region.Type: ApplicationFiled: June 6, 2012Publication date: December 13, 2012Applicant: ELPIDA MEMORY, INC.Inventors: Minoru YAMAGAMI, Hisayuki NAGAMINE
-
Publication number: 20120314469Abstract: A semiconductor storage device includes a semiconductor substrate and an active area on the semiconductor substrate. A plurality of cell transistors are formed on the active area. A first bit line and a second bit line are paired with each other. A plurality of word lines intersect the first and second bit lines. A plurality of storage elements respectively has a first end electrically connected to a source or a drain of one of the cell transistors and a second end connected to the first or second bit line. Both of the first and second bit lines are connected to the same active area via the storage elements.Type: ApplicationFiled: March 19, 2012Publication date: December 13, 2012Applicant: KABUSHIKI KAISHA TOSHIBAInventor: Susumu SHUTO
-
Patent number: 8325506Abstract: The invention provides a content-addressable memory cell formed by two transistors that are configured so that one of the transistors is for storing a data bit and the other for is storing the complement of the data bit. Each transistor has a back control gate that can be controlled to block the associated transistor. The device also includes a comparison circuit that is configured to operate the first and second transistors in read mode while controlling the back control gate of each of the transistors so as to block the passing transistor if a proposed bit and the stored bit correspond. Then, the presence or absence of current on a source line linked to the source of each of the transistors indicates whether the proposed bit and the stored bit are identical or not. The invention also provides methods for operating the content-addressable memory cells of this invention, as well as content-addressable memories having a plurality of the content-addressable memory cells of this invention.Type: GrantFiled: December 21, 2010Date of Patent: December 4, 2012Assignee: SoitecInventors: Carlos Mazure, Richard Ferrant
-
Patent number: 8320159Abstract: Each of memory cells (MC) includes one transistor and one resistance variable element. The transistor includes a first main terminal, a second main terminal and a control terminal. The resistance variable element includes a first electrode, a second electrode and a resistance variable layer provided between the first electrode and the second electrode. A first main terminal of one of two adjacent memory cells is connected to a second main terminal of the other memory cell, to form a series path (SP) sequentially connecting main terminals of the plurality of memory cells in series.Type: GrantFiled: March 15, 2010Date of Patent: November 27, 2012Assignee: Panasonic CorporationInventors: Zhiqiang Wei, Ryotaro Azuma, Takeshi Takagi, Mitsuteru Iijima, Yoshihiko Kanzawa
-
Publication number: 20120294061Abstract: A word line divider which has a simplified circuit structure and can operate stably is provided. A storage device which has a simplified circuit structure and can operate stably is provided. A transistor whose leakage current is extremely low is connected in series with a portion between a word line and a sub word line so that the word line divider is constituted. The transistor can include an oxide semiconductor for a semiconductor layer in which a channel is formed. Such a word line divider whose circuit structure is simplified is used in the storage device.Type: ApplicationFiled: May 16, 2012Publication date: November 22, 2012Applicant: SEMICONDUCTOR ENERGY LABORATORY CO., LTD.Inventors: Shuhei NAGATSUKA, Takanori MATSUZAKI, Hiroki INOUE
-
Publication number: 20120294060Abstract: A semiconductor device capable of assessing and rewriting data at a desired timing is provided. A semiconductor device includes a register circuit, a bit line, and a data line. The register circuit includes a flip-flop circuit, a selection circuit, and a nonvolatile memory circuit electrically connected to the flip-flop circuit through the selection circuit. The data line is electrically connected to the flip-flop circuit. The bit line is electrically connected to the nonvolatile memory circuit through the selection circuit. The selection circuit selectively stores data based on a potential of the data line or a potential of the bit line in the nonvolatile memory circuit.Type: ApplicationFiled: May 9, 2012Publication date: November 22, 2012Applicant: SEMICONDUCTOR ENERGY LABORATORY CO., LTD.Inventors: Kazuaki OHSHIMA, Hidetomo KOBAYASHI
-
Patent number: 8315079Abstract: A non-volatile memory device includes an array of memory units, each having resistive memory cells and a local word line. Each memory cell has a first and a second end, the second ends are coupled to the local word line of the corresponding memory unit. Bit lines are provided, each coupled to the first end of each resistive memory cell. A plurality of select transistors is provided, each associated with one memory unit and having a drain terminal coupled to the local word line of the associated memory unit. First and second global word lines are provided, each coupled to a control terminal of at least one select transistor. First and second source lines are provided, each coupled to a source terminal of at least one select transistor. The memory device is configured to concurrently read out all resistive memory cells in one selected memory unit in a read operation.Type: GrantFiled: October 7, 2010Date of Patent: November 20, 2012Assignee: Crossbar, Inc.Inventors: Harry Kuo, Hagop Nazarian
-
Publication number: 20120275207Abstract: An integrated circuit having an SRAM cell includes a pair of cross-coupled inverters with first driver and load transistors connected to provide a first storage node and second driver and load transistors connected to provide a second storage node. The SRAM cell also includes first and second pass gate transistors controlled by at least one word line and respectively connected between a first bit line and the first storage node and a second bit line and the second storage node; wherein a first driver transistor threshold voltage is different than a second driver transistor threshold voltage and one of the first and second driver threshold voltages is different than a pass gate transistor threshold voltage. Alternately, a threshold voltage of the first and second driver transistors is different than a symmetrical pass gate transistor threshold voltage. Additionally, methods of manufacturing an integrated circuit having an SRAM cell are provided.Type: ApplicationFiled: April 29, 2011Publication date: November 1, 2012Applicant: Texas Instruments IncorporatedInventors: Theodore W. Houston, Puneet Kohli, Amitava Chatterjee
-
Publication number: 20120268979Abstract: A nonvolatile memory is provided. A semiconductor device (a nonvolatile memory) has a circuit configuration similar to that of a general SRAM. By providing a transistor whose off-state current is small between a stored data holding portion and a power supply line of the SRAM, leakage of electric charge from the stored data holding portion is prevented. As the transistor whose off-state current is small provided for preventing leakage of electric charge from the stored data holding portion, a transistor including an oxide semiconductor film is preferably used. Such a configuration can also be applied to a shift register, whereby a shift register with low power consumption can be obtained.Type: ApplicationFiled: April 18, 2012Publication date: October 25, 2012Applicant: SEMICONDUCTOR ENERGY LABORATORY CO., LTD.Inventor: Yusuke Sekine
-
Publication number: 20120262979Abstract: A memory device includes a memory cell storing data as stored data, an output signal line, and a wiring to which a voltage is applied. The memory cell includes a comparison circuit performing a comparison operation between the stored data and search data and taking a conduction state or a non-conduction state in accordance with the operation result, and a field-effect transistor controlling writing and holding of the stored data. A voltage of the output signal line is equal to the voltage of the wiring when the comparison circuit is in the conduction state.Type: ApplicationFiled: April 11, 2012Publication date: October 18, 2012Applicant: SEMICONDUCTOR ENERGY LABORATORY CO., LTD.Inventor: Daisuke Matsubayashi
-
Publication number: 20120262978Abstract: Transistors formed in one identical diffusion layer and performing complementary operations are generally arranged symmetrically with respect to the diffusion layer. A semiconductor integrated device using a layout capable of partially avoiding restriction on the design of the semiconductor integrated circuit device and reducing the size and economizing the manufacturing cost is provided by breaking the stereotype idea. The size of the semiconductor integrated circuit device can be decreased further by arranging two transistors formed in one identical diffusion layer and conducting complementary operations by intentionally arranging them in an asymmetric pattern.Type: ApplicationFiled: April 3, 2012Publication date: October 18, 2012Applicant: Renesas Electronics CorporationInventors: Hiroyuki TAKAHASHI, Seiya YAMANO
-
Patent number: 8289750Abstract: A semiconductor device including: a first memory cell including a non-volatile first variable resistance element that stores data by varying a resistance value and a selection transistor that selects the first variable resistance element; a first memory layer provided with more than one such first memory cell arranged in a plane; a second memory cell including a non-volatile second variable resistance element that stores data by varying a resistance value and a selection diode that selects the second variable resistance element; and a second memory layer provided with more than one such second memory cell arranged in a plane; wherein more than one such second memory layer is stacked over the first memory layer.Type: GrantFiled: January 12, 2011Date of Patent: October 16, 2012Assignee: Spansion LLCInventor: Naoharu Shinozaki
-
Patent number: 8284600Abstract: A non-volatile memory (NVM) cell comprises an NMOS control transistor having commonly-connected source, drain and bulk region electrodes and a gate electrode connected to a storage node; a PMOS erase transistor having commonly-connected source, drain and bulk region electrodes and a gate electrode connected to the storage node; an NMOS data transistor having source, drain and bulk region electrodes and a gate electrode connected to the storage node, the bulk region electrode being connected to a common bulk node; the first NMOS pass gate transistor having a source electrode connected to the drain electrode of the NMOS data transistor, a drain electrode, a bulk region electrode connected to the common bulk node, and a gate electrode; and a second NMOS pass gate transistor having a drain electrode connected to the source electrode of the NMOS data transistor, a source electrode, a bulk region electrode connected to the common bulk node, and a gate electrode.Type: GrantFiled: February 8, 2010Date of Patent: October 9, 2012Assignee: National Semiconductor CorporationInventors: Pavel Poplevine, Ernes Ho, Umer Khan, Hengyang James Lin
-
Patent number: 8279692Abstract: To provide a semiconductor device including switch transistor provided between a sub-data line and a main data line. Upon transferring data, the semiconductor device supplies a potential of a VPP level to a gate electrode of the switch transistor when causing the switch transistor to be a conductive state, and supplies a potential of a VPERI level to the gate electrode when causing the switch transistor to be a non-conductive state. According to the present invention, because a potential of the gate electrode is not decreased to a VSS level when causing the switch transistor to be a non-conductive state, it is possible to reduce a current required to charge and discharge a gate capacitance of the switch transistor. Furthermore, because the VPP level is supplied to the gate electrode when causing the switch transistor to be a conduction state, a level of a signal after transfer never drops down by the amount of the threshold voltage.Type: GrantFiled: October 22, 2010Date of Patent: October 2, 2012Assignee: Elpida Memory, Inc.Inventor: Yoshinori Matsui
-
Publication number: 20120243287Abstract: According to one embodiment, a semiconductor memory device includes memory cells and sense amplifiers. Each of the memory cells comprises a flip-flop circuit and first to fourth transistors. The flip-flop circuit includes a first storage node and a second storage node. The first and second transistors are connected between the first and second storage nodes of the flip-flop circuit and the first and second bit lines, respectively, and have gate electrodes are connected to the word line. The third and fourth transistors have gate electrodes connected to the word line and disconnect a feedback loop of the flip-flop circuit when the first and second transistors are selected. In data write, of a plurality of sense amplifiers, a sense amplifier including an unselected memory cell which is connected to the word line writes back data output from the unselected memory cell to the unselected memory cell.Type: ApplicationFiled: September 23, 2011Publication date: September 27, 2012Applicant: KABUSHIKI KAISHA TOSHIBAInventor: Atsushi Kawasumi
-
Publication number: 20120243286Abstract: A semiconductor storage device according to the present embodiment includes a plurality of bit lines, a plurality of word lines, and a plurality of memory cells each including a storage element and a switching element which are connected in series between adjacently paired ones of the bit lines. Gates of the switching elements of the memory cells connected between one of the adjacently paired ones of the bit lines are respectively connected to different ones of the word lines. A plurality of the storage elements and a plurality of the switching elements of the adjacent memory cells are alternately connected in series.Type: ApplicationFiled: March 20, 2012Publication date: September 27, 2012Applicant: KABUSHIKI KAISHA TOSHIBAInventor: Tsuneo INABA
-
Publication number: 20120236620Abstract: The present invention relates to a nonvolatile memory device and a manufacturing method thereof, the device comprising a plurality of word lines; a plurality of bit lines perpendicular to the word lines; and a plurality of memory cells including a transistor with a source connected to a source line, a gate, and a drain connected to a memory element, with the other end of the memory element connected to the bit lines. Between memory cells adjacent along a bit line, a gate terminal in a groove between the memory cells connects the gates in the memory cells to a word line. Memory cells adjacent along a word line are connected to one bit line contact point, and memory cells sharing a gate terminal are connected to different bit lines. Bit lines are disposed at the upper portion and source lines at the lower end of the memory cell.Type: ApplicationFiled: March 14, 2012Publication date: September 20, 2012Inventor: Jai-Hoon Sim
-
Publication number: 20120236619Abstract: According to one embodiment, a semiconductor memory device includes a memory array and a peripheral circuit. The memory array has a plurality of memory cells, word lines, and bit lines, in which a first, second, and third blocks are set in the order along the bit line. The peripheral circuit has a transistor group. The transistor group includes a first transfer transistor belonging to the first block, a second transfer transistor belonging to the second block, and a third transfer transistor belonging to the third block. The first, second, and third transfer transistors share the other of a source and a drain of each. With regard to a direction in which either of the source and the drain is connected to the other in each of the first, second, and third transfer transistors, the directions of the adjacent transfer transistors are different from each other by 90° or 180°.Type: ApplicationFiled: September 13, 2011Publication date: September 20, 2012Applicant: Kabushiki Kaisha ToshibaInventors: Hiroyuki KUTSUKAKE, Kikuko SUGIMAE, Mitsuhiro NOGUCHI
-
Publication number: 20120236621Abstract: A semiconductor device including a memory cell is provided. The memory cell comprises a transistor and a capacitor, and one of a resistor and a diode. A gate of the transistor is electrically connected to a word line, and one of a source and a drain of the transistor is electrically connected to a bit line. One terminal of the capacitor is electrically connected to the other of the source and the drain of the transistor, and the other terminal of the capacitor is electrically connected to a wiring. One terminal of one of the resistor and the diode is electrically connected to the other of the source and the drain of the transistor, and the other terminal of one of the resistor and the diode is electrically connected to the wiring.Type: ApplicationFiled: June 6, 2012Publication date: September 20, 2012Inventor: Takanori Matsuzaki
-
Semiconductor device having nonvolatile memory element and data processing system including the same
Patent number: 8270228Abstract: A semiconductor device includes a fuse element, a read-out circuit that reads out a memory content of the fuse element in response to a first internal reset signal that is activated in response to transition of an external reset signal, and a latch circuit that holds therein the memory content read out by the read-out circuit and is reset by a second internal reset signal that is activated based on an activation period of the external reset signal. With this configuration, even when the activation period of the external reset signal is long, the time for which a current flows through the fuse element can be shortened, thereby making it possible to reduce a current consumption at the time of a reset operation.Type: GrantFiled: June 10, 2010Date of Patent: September 18, 2012Assignee: Elpida Memory, Inc.Inventors: Yoshio Mizukane, Hiroki Fujisawa -
Publication number: 20120224405Abstract: A semiconductor device with a memory unit of which the variations in the operation timing are reduced is provided. For example, the semiconductor device is provided with dummy bit lines which are arranged collaterally with a proper bit line, and column direction load circuits which are sequentially coupled to the dummy bit lines. Each column direction load circuit is provided with plural NMOS transistors fixed to an off state, predetermined ones of which have the source and the drain suitably coupled to any of the dummy bit lines. Load capacitance accompanying diffusion layer capacitance of the predetermined NMOS transistors is added to the dummy bit lines, and corresponding to the load capacitance, the delay time from a decode activation signal to a dummy bit line signal is set up. The dummy bit line signal is employed when setting the start-up timing of a sense amplifier.Type: ApplicationFiled: February 16, 2012Publication date: September 6, 2012Inventors: Shinji TANAKA, Makoto Yabuuchi, Yuta Yoshida
-
Patent number: 8259503Abstract: A semiconductor device includes an active region defined in a semiconductor substrate, and gate electrodes crossing over the active region. Source/drain regions are defined in the active region on two sides of the gate electrode. At least one of the source/drain regions is a field effect source/drain region generated by a fringe field of the gate. The other source/drain region is a PN-junction source/drain region having different impurity fields and different conductivity than the substrate. At least one of the source/drain regions is a field effect source/drain region. Accordingly, a short channel effect is reduced or eliminated in the device.Type: GrantFiled: July 28, 2011Date of Patent: September 4, 2012Assignee: Samsung Electronics Co., Ltd.Inventors: Ki-Tae Park, Jung-Dal Choi, Uk-Jin Roh
-
Patent number: 8254166Abstract: An integrated circuit includes an array of memory cells. Each memory cell includes a diode. The integrated circuit includes a doped semiconductor line formed in a semiconductor substrate. The doped semiconductor line is coupled to a row of diodes. The integrated circuit includes conductive cladding contacting the doped semiconductor line.Type: GrantFiled: September 8, 2008Date of Patent: August 28, 2012Assignee: Qimonda AGInventors: Ulrich Klosterman, Ulrike Gruening-von Schwerin, Franz Kreupl
-
Publication number: 20120206956Abstract: While the supply of power is stopped, a data signal that has been held in a volatile memory section can be held in a nonvolatile memory section. In the nonvolatile memory section, a transistor having an extremely low off-state current allows a data signal to be held in the capacitor for a long period of time. Thus, the nonvolatile memory section can hold the logic state even while the supply of power is stopped. When the supply of power is started again, the data signal that has been held in the capacitor while the supply of power has been stopped is set at such a potential that malfunction does not occur by turning on the reset circuit.Type: ApplicationFiled: February 3, 2012Publication date: August 16, 2012Applicant: SEMICONDUCTOR ENERGY LABORATORY CO., LTD.Inventor: Masashi Fujita
-
Patent number: 8243491Abstract: According to one embodiment, a memory cell array includes memory cells arranged at crossing points of bit lines and word lines. The bit lines include first, second, third, and fourth bit lines sequentially arranged. A first sense circuit is arranged on a first end side of the memory cell array, electrically connected to the first and third bit lines. A second sense circuit is arranged on a second end side of the memory cell array, electrically connected to the second and fourth bit lines. A first hookup region is arranged between the memory cell array and the first sense circuit and includes a first transfer transistor connected to the first bit line and the first sense circuit. A second hookup region is arranged between the first hookup region and the first sense circuit and includes a second transfer transistor connected to the third bit line and the first sense circuit.Type: GrantFiled: September 17, 2010Date of Patent: August 14, 2012Assignee: Kabushiki Kaisha ToshibaInventors: Toshiki Hisada, Hiromitsu Mashita
-
Patent number: 8237254Abstract: Some embodiments include a device having a number of memory cells and associated circuitry for accessing the memory cells. The memory cells of the device may be formed in one or more memory cell dice. The associated circuitry of the device may also be formed in one or more dice, optionally separated from the memory cell dice.Type: GrantFiled: May 20, 2011Date of Patent: August 7, 2012Assignee: Micron Technology, Inc.Inventors: Paul A. Farrar, Hussein I Hanafi