Including Contaminant Removal Or Mitigation Patents (Class 438/115)
-
Publication number: 20120276677Abstract: The present invention is related shielding integrated devices using CMOS fabrication techniques to form an encapsulation with cavity. The integrated circuits are completed first using standard IC processes. A wafer-level hermetic encapsulation is applied to form a cavity above the sensitive portion of the circuits using IC-foundry compatible processes. The encapsulation and cavity provide a hermetic inert environment that shields the sensitive circuits from EM interference, noise, moisture, gas, and corrosion from the outside environment.Type: ApplicationFiled: July 5, 2012Publication date: November 1, 2012Applicant: MCube, Inc.Inventor: XIAO (CHARLES) YANG
-
Patent number: 8283193Abstract: A method of manufacture an integrated circuit system includes: forming an insulation region in a base layer; filling an insulator in the insulation region around a perimeter of a main chip region; forming a contact directly on and within planar extents of the insulator; and forming an upper layer over the contact to protect the main chip region.Type: GrantFiled: August 14, 2009Date of Patent: October 9, 2012Assignee: GLOBALFOUNDRIES Singapore Pte. Ltd.Inventors: Soon Yoeng Tan, Teck Jung Tang
-
Patent number: 8268675Abstract: Methods of protecting a surface of a copper layer or a copper bonding pad on a semiconductor device against oxidation. A surface of the layer or bonding pad is cleaned by removing an oxidation layer with a plasma. A polymer layer is formed on the cleaned surface of the layer using a plasma-enhanced deposition process to protect the cleaned surface of the layer against exposure to an oxidizing gas.Type: GrantFiled: February 11, 2011Date of Patent: September 18, 2012Assignee: Nordson CorporationInventors: David Keating Foote, James Donald Getty
-
Patent number: 8263436Abstract: Apparatus and methods to protect circuitry from moisture ingress, e.g., using a metallic structure as part of a moisture ingress barrier.Type: GrantFiled: November 22, 2011Date of Patent: September 11, 2012Assignee: Medtronic, Inc.Inventors: Tyler Mueller, Geoffrey Batchelder, Ralph B. Danzl, Paul F. Gerrish, Anna J. Malin, Trevor D. Marrott, Michael F. Mattes
-
Patent number: 8258013Abstract: An integrated circuit package assembly includes a substrate, a semiconductor die having opposing first and second surfaces, and a head-spreader. The semiconductor die is mounted on the substrate with the first surface facing the substrate. The heat-spreader includes a central region thermally coupled to the second surface of the semiconductor die, a flange region mounted on the substrate, and a side wall region between the central and flange regions. A cavity is formed between the heat-spreader, the substrate, and the semiconductor die. The heat-spreader has at least one vent extending from the cavity through the heat-spreader.Type: GrantFiled: February 12, 2010Date of Patent: September 4, 2012Assignee: Xilinx, Inc.Inventors: Kumar Nagarajan, S. Gabriel R. Dosdos, Dong W. Kim, Kong W. Lee
-
Publication number: 20120208321Abstract: Methods of protecting a surface of a copper layer or a copper bonding pad on a semiconductor device against oxidation. A surface of the layer or bonding pad is cleaned by removing an oxidation layer with a plasma. A polymer layer is formed on the cleaned surface of the layer using a plasma-enhanced deposition process to protect the cleaned surface of the layer against exposure to an oxidizing gas.Type: ApplicationFiled: February 11, 2011Publication date: August 16, 2012Applicant: NORDSON CORPORATIONInventors: David Keating Foote, James Donald Getty
-
Patent number: 8242007Abstract: Provided are a semiconductor device including a source/drain and a gate formed using a doped polysilicon process, and a method of fabricating the semiconductor device. The method comprises: forming a gate insulating layer on a part of an active region on a first conductivity type epitaxial layer; forming a conductive layer on the epitaxial layer; implanting high concentration impurities of a second conductivity type a first portion of the conductive layer on the gate insulating layer and second portions of the conductive layer on both sides of the first insulating layer; patterning the conductive layer; forming a second insulating layer on the epitaxial layer and high concentration impurity regions of the second conductivity type below the second conductive pattern; and implanting low-concentration impurities of the second conductivity type into the epitaxial layer between a gate structure and the high concentration impurity regions.Type: GrantFiled: March 11, 2009Date of Patent: August 14, 2012Assignee: Fairchild Korea Semiconductor, Ltd.Inventors: Jong-ho Park, Chang-ki Jeon, Hyi-jeong Park
-
Patent number: 8232205Abstract: Methods of manufacturing a honeycomb extrusion die comprise the steps of coating at least a portion of a die body with a layer of conductive material and modifying the die body with an electrical discharge machining technique. The method then further includes the step of chemically removing the layer of conductive material, wherein the residual material from the electrical discharge machining technique is released from the die body.Type: GrantFiled: August 25, 2009Date of Patent: July 31, 2012Assignee: Corning IncorporatedInventor: Mark Lee Humphrey
-
Publication number: 20120112334Abstract: A packaging structure including at least one cavity wherein at least one micro-device is provided, the cavity being bounded by at least a first substrate and at least a second substrate integral with the first substrate through at least one bonding interface consisting of at least one metal or dielectric material, wherein at least one main face of the second substrate provided facing the first substrate is covered with at least one layer of at least one getter material, the bonding interface being provided between the first substrate and the layer of getter material.Type: ApplicationFiled: October 31, 2011Publication date: May 10, 2012Applicant: COMMISSARIAT A L'ENERGIE ATOMIQUE ET AUX ENE ALTInventors: Xavier BAILLIN, Christine Ferrandon
-
Publication number: 20120068300Abstract: An approach to activating a getter within a sealed vacuum cavity is disclosed. The approach uses inductive coupling from an external coil to a magnetically permeable material deposited in the vacuum cavity. The getter material is formed over this magnetically permeable material, and heated specifically thereby, leaving the rest of the device cavity and microdevice relatively cool. Using this inductive coupling technique, the getter material can be activated after encapsulation, and delicate structures and low temperature wafer bonding mechanisms may be used.Type: ApplicationFiled: September 20, 2011Publication date: March 22, 2012Applicant: Innovative Micro TechnologyInventor: Jeffery F. Summers
-
Patent number: 8138027Abstract: A semiconductor device is made by providing a semiconductor die having an optically active area, providing a leadframe or pre-molded laminated substrate having a plurality of contact pads and a light transmitting material disposed between the contact pads, attaching the semiconductor die to the leadframe so that the optically active area is aligned with the light transmitting material to provide a light transmission path to the optically active area, and disposing an underfill material between the semiconductor die and leadframe. The light transmitting material includes an elevated area to prevent the underfill material from blocking the light transmission path. The elevated area includes a dam surrounding the light transmission path, an adhesive ring, or the light transmission path itself can be the elevated area. An adhesive ring can be disposed on the dam. A filler material can be disposed between the light transmitting material and contact pads.Type: GrantFiled: March 7, 2008Date of Patent: March 20, 2012Assignee: STATS ChipPAC, Ltd.Inventors: Zigmund R. Camacho, Henry D. Bathan, Lionel Chien Hui Tay, Arnel Senosa Trasporto
-
Patent number: 8137995Abstract: A semiconductor device is made by forming a first active device on a first side of a semiconductor wafer. A first insulating layer is formed over the first side of the wafer. A first conductive layer is formed over the first insulating layer. A first interconnect structure is formed over the first insulating layer and first conductive layer. A temporary carrier is mounted to the first interconnect structure. A second active device is formed on a second side of the semiconductor wafer. A second insulating layer is formed over the second side of the wafer. A second conductive layer is formed over the second insulating layer. A second interconnect structure is formed over the second insulating layer and second conductive layer. The temporary carrier is removed, leaving a double-sided semiconductor device. The double-sided semiconductor device is enclosed in a package with the first and second interconnect structures electrically connected.Type: GrantFiled: December 11, 2008Date of Patent: March 20, 2012Assignee: STATS ChipPAC, Ltd.Inventors: OhHan Kim, JoungUn Park, SunMi Kim
-
Publication number: 20120064670Abstract: Apparatus and methods to protect circuitry from moisture ingress, e.g., using a metallic structure as part of a moisture ingress barrier.Type: ApplicationFiled: November 22, 2011Publication date: March 15, 2012Applicant: Medtronic, Inc.Inventors: Tyler Mueller, Geoffrey Batchelder, Ralph B. Danzl, Paul F. Gerrish, Anna J. Malin, Trevor D. Marrott, Michael F. Mattes
-
Patent number: 8125073Abstract: A semiconductor device has a wafer for supporting the device and a conductive layer formed over a top surface of the wafer. A carrier wafer is permanently bonded over the conductive layer. Within the wafer and the carrier wafer, an interconnect structure is formed. The interconnect structure includes a first via formed in the wafer that exposes the conductive layer, a second via formed in the carrier wafer that exposes the conductive layer, a first metal layer deposited over the first via, the first metal layer in electrical contact with the conductive layer, and a second metal layer deposited over the second via, the second metal layer in electrical contact with the conductive layer. First and second insulation layers are deposited over the first and second metal layers respectively. The first or second insulation layer has an etched portion to expose a portion of the first or second metal layer.Type: GrantFiled: January 11, 2011Date of Patent: February 28, 2012Assignee: STATS ChipPAC, Ltd.Inventors: Byung Joon Han, Nathapong Suthiwongsunthorn, Pandi Chelvam Marimuthu, Kock Liang Heng
-
Patent number: 8120155Abstract: A MEMS device is packaged in a process which hydrogen (H) deuterium (D) for reduced stiction. H is exchanged with D by exposing the MEMS device with a deuterium source, such as deuterium gas or heavy water vapor, optionally with the assistance of a direct or downstream plasma.Type: GrantFiled: July 31, 2008Date of Patent: February 21, 2012Assignee: Texas Instruments IncorporatedInventors: Earl V. Atnip, Simon Joshua Jacobs
-
Publication number: 20120032320Abstract: A fabrication method for integrating chip(s) onto a flexible substrate in forming a flexible micro-system. The method includes a low-temperature flip-chip and a wafer-level fabrication process. Using the low-temperature flip-chip technique, the chip is bonded metallically onto the flexible substrate. To separate the flexible substrate from the substrate, etching is used to remove the sacrificial layer underneath the flexible substrate. The instant disclosure applies standardized micro-fabrication process for integrating chip(s) onto the flexible substrate. Without using special materials or fabrication procedures, the instant disclosure offers a cost-effective fabrication method for flexible micro-systems.Type: ApplicationFiled: October 7, 2010Publication date: February 9, 2012Applicant: NATIONAL CHIAO TUNG UNIVERSITYInventors: TZU-YUAN CHAO, CHIA-WEI LIANG, YU-TING CHENG
-
Patent number: 8062931Abstract: In the preferred embodiments, a method to reduce gate leakage and dispersion of group III-nitride field effect devices covered with a thin in-situ SiN layer is provided. This can be obtained by introducing a second passivation layer on top of the in-situ SiN-layer, in combination with cleaning of the in-situ SiN before gate deposition and before deposition of the second passivation layer.Type: GrantFiled: November 20, 2007Date of Patent: November 22, 2011Assignees: IMEC, Katholieke Universiteit Leuven, K.U. Leuven R&DInventors: Anne Lorenz, Joff Derluyn, Joachim John
-
Publication number: 20110272796Abstract: A structure and method for cold weld compression bonding using a metallic nano-structured gasket is provided. This structure and method allows a hermetic package to be formed at lower pressures and temperatures than are possible using bulk or conventional thin-film gasket materials.Type: ApplicationFiled: September 1, 2010Publication date: November 10, 2011Inventors: Mark F. Eaton, Curtis Nathan Potter, Andrew Miner
-
Patent number: 8040148Abstract: This invention relates to a system in package including a plurality of integrated circuit chips and a substrate on which the plurality of integrated circuit chips are mounted and characterized in that a testability circuit for facilitating a test on at least one of the integrated circuit chips is incorporated into the substrate. The testability circuit incorporated into the substrate is formed by embedding a so-called WLCSP integrated circuit chip into the substrate. Alternatively, the testability circuit is formed by using a transistor element formed by using a semiconductor layer formed on the substrate. By incorporating the testability circuit into the substrate as described above, it is possible to realize a system in package facilitated in test without increases in size and cost.Type: GrantFiled: November 2, 2005Date of Patent: October 18, 2011Assignee: Taiyo Yuden Co., Ltd.Inventor: Masayuki Satoh
-
Patent number: 7985625Abstract: A method of manufacturing a semiconductor device involves the steps of: forming a plurality of product formation areas each having a circuit and a plurality of first electrode pads over a main surface of a semiconductor wafer; arranging a plurality of second electrode pads with larger pitches than the first electrode pads in each of the product formation areas; segmenting the semiconductor wafer to separate the plural product formation areas and provide a plurality of semiconductor devices each having the circuit, the plural first electrode pads and the plural second electrode pads on a first surface; and cleaning foreign matter off the first surface of the semiconductor device after the step of segmenting the semiconductor devices.Type: GrantFiled: May 14, 2009Date of Patent: July 26, 2011Assignee: Renesas Electronics CorporationInventors: Yoshihiko Yamaguchi, Atsushi Fujishima, Yusuke Ohta
-
Patent number: 7981793Abstract: By suppressing the presence of free oxygen during a cleaning process and a subsequent electrochemical deposition of a seed layer, the quality of a corresponding interface between the barrier material and the seed layer may be enhanced, thereby also improving performance and the characteristics of the finally obtained metal region. Thus, by identifying free oxygen as a main source for negatively affecting the characteristics of metals during a “direct on barrier” plating process, efficient strategies have been developed and are disclosed herein to provide a reliable technique for volume production of sophisticated semiconductor devices.Type: GrantFiled: March 11, 2008Date of Patent: July 19, 2011Assignee: Advanced Micro Devices, Inc.Inventors: Axel Preusse, Charlotte Emnet, Susanne Wehner
-
Patent number: 7968987Abstract: A chip module assembly includes a CO2 getter exposed through a gas-permeable membrane to a chip cavity of a chip module. One or more chips is/are enclosed within the cavity. The CO2 getter comprises a liquid composition including 1,8-diaza-bicyclo-[5,4,0]-undec-7-ene (DBU) in a solvent that includes an alcohol, preferably, 1-hexanol. In one embodiment, a sheet of gas-permeable membrane is heat-welded to form a pillow-shaped bag in which the liquid composition is sealed. The pillow-shaped bag containing the liquid composition is preferably disposed in a recess of a heat sink and exposed to the cavity through a passage between the recess and the cavity. The CO2 getter can remove a relatively large amount of carbon dioxide from the cavity, and thus effectively prevents solder joint corrosion. For example, based on the formula weights and densities of the DBU and 1-hexanol, 200 g of the liquid composition can remove over 34 g of carbon dioxide.Type: GrantFiled: January 3, 2008Date of Patent: June 28, 2011Assignee: International Business Machines CorporationInventor: Joseph Kuczynski
-
Publication number: 20110097853Abstract: A via forming method is provided. The via forming method includes: forming via-holes in a substrate; putting the substrate having the via-holes in a first solution to fill the via-holes with the first solution; sinking the metal particles into the via-holes by supplying a second solution containing metal particles to the first solution, in which there is the substrate; and performing a first curing process of heat-treating the substrate having the via-holes filled with the metal particles so as to form vias in the via-holes. Further, a method of manufacturing a multi-chip package using the via forming method is provided.Type: ApplicationFiled: July 13, 2010Publication date: April 28, 2011Applicant: ELECTRONICS AND TELECOMMUNICATIONS RESEARCH INSTITUTEInventors: Dong Pyo KIM, Kyu Ha Baek, Kun Sik Park, Lee Mi Do
-
Publication number: 20110084369Abstract: A description is given of a method. In one embodiment the method includes providing a semiconductor chip with semiconductor material being exposed at a first surface of the semiconductor chip. The semiconductor chip is placed over a carrier with the first surface facing the carrier. An electrically conductive material is arranged between the semiconductor chip and the carrier. Heat is applied to attach the semiconductor chip to the carrier.Type: ApplicationFiled: October 8, 2009Publication date: April 14, 2011Applicant: INFINEON TECHNOLOGIES AGInventors: Hannes Eder, Ivan Nikitin, Manfred Schneegans, Jens Goerlich, Karsten Guth, Alexander Heinrich
-
Publication number: 20110079889Abstract: A structure comprising a cavity delimited by a first substrate and a second substrate attached to the first substrate by an adhesion interface, in which a first part of a first portion of a getter material forms part of the adhesion interface, and a second part of the first portion of getter material is placed in the cavity, the first portion of getter material being placed against the first substrate or the second substrate, the adhesion interface further comprising part of a second portion of a getter material thermocompressed to the first part of the first portion of getter material, said second portion of getter material being placed against the second substrate when the first portion of getter material is placed against the first substrate or placed against the first substrate when the first portion of getter material is placed against the second substrate.Type: ApplicationFiled: October 6, 2010Publication date: April 7, 2011Applicant: COMMISS. A L'ENERGIE ATOM. ET AUX ENERG. ALTERNA.Inventor: Xavier BAILLIN
-
Patent number: 7901991Abstract: The present invention relates to a method for manufacturing thin-film photovoltaic panels by the use of a sealing means composed by a polymeric tie layer comprising getter system composed of a polymer with low H2O transmission having dispersed in its inside H2O sorption material, and two outer polymeric layers with the composite getter system therebetween, as well as to polymeric tri-layer for the manufacturing of photovoltaic panels.Type: GrantFiled: September 26, 2008Date of Patent: March 8, 2011Assignee: Saes Getters S.p.A.Inventors: Antonio Bonucci, Sergio Rondena, Giorgio Longoni, Marco Amiotti, Luca Toia
-
Patent number: 7880293Abstract: A semiconductor device has a wafer for supporting the device and a conductive layer formed over a top surface of the wafer. A carrier wafer is permanently bonded over the conductive layer. Within the wafer and the carrier wafer, an interconnect structure is formed. The interconnect structure includes a first via formed in the wafer exposing the conductive layer, a second via formed in the carrier wafer exposing the conductive layer, a first metal layer deposited over the first via, the first metal layer in electrical contact with the conductive layer, and a second metal layer deposited over the second via, the second metal layer in electrical contact with the conductive layer. First and second passivation layers are deposited over the first and second metal layers. The first or second passivation layer has an etched portion to expose a portion of the first metal layer or second metal layer.Type: GrantFiled: March 25, 2008Date of Patent: February 1, 2011Assignee: STATS ChipPAC, Ltd.Inventors: Byung Joon Han, Nathapong Suthiwongsunthorn, Pandi Chelvam Marimuthu, Kock Liang Heng
-
Patent number: 7875528Abstract: A method, system and program product for bonding two circuitry-including semiconductor substrates, and a related stage, are disclosed. In one embodiment, a method of bonding two circuitry-including substrates includes: providing a first stage for holding a first circuitry-including substrate and a second stage for holding a second circuitry-including substrate; identifying an alignment mark on each substrate; determining a location and a topography of each alignment mark using laser diffraction; creating an alignment model for each substrate based on the location and topography the alignment mark thereon; and bonding the first and second circuitry-including substrates together while aligning the first and second substrate based on the alignment model.Type: GrantFiled: February 7, 2007Date of Patent: January 25, 2011Assignee: International Business Machines CorporationInventors: Douglas C. La Tulipe, Jr., Steven E. Steen, Anna W. Topol
-
Patent number: 7867892Abstract: The present invention relates a packaging carrier with high heat dissipation for packaging a chip, comprising: a carrier body, an interfacial metal layer, at least one diamond-like carbon thin film, a plated layer, and an electrode layer. Herein, the packaging carrier further comprises through holes. The present invention further discloses a method for manufacturing the aforementioned packaging carrier, comprising: providing a carrier body; forming an interfacial metal layer on the upper surface of the carrier body; forming a diamond-like carbon thin film on the interfacial metal layer; forming a plated layer on the diamond-like carbon thin film; forming an electrode layer on the lower surface of the carrier body; and forming through holes extending through all or part of the aforementioned elements. The present invention uses a diamond-like carbon thin film and through holes for heat dissipation in three dimensions to improve heat dissipation of an electronic device.Type: GrantFiled: February 20, 2008Date of Patent: January 11, 2011Assignee: Kinik CompanyInventors: Ming-Chi Kan, Shih-Yao Huang, Shao-Chung Hu
-
Patent number: 7858438Abstract: A semiconductor device has a chip, a first bump electrode, a conductive wire and a second bump electrode. The chip has at least one contact pad, and the first bump electrode is formed on the contact pad. The conductive wire is disposed on an active surface of the chip and electrically connected to the first bump electrode. The second bump electrode is formed on the conductive wire, and the second bump electrode is not disposed over any contact pad of the chip. In addition, a method for packaging a chip and an IC package are also disclosed.Type: GrantFiled: June 13, 2007Date of Patent: December 28, 2010Assignee: Himax Technologies LimitedInventors: Chien-Ru Chen, Ying-Lieh Chen
-
Patent number: 7851241Abstract: There are provided a scribing step of performing scribing in a state in which a protective material is applied on at least one surface of a brittle material substrate, and a first scribing device that performs this scribing step. Accordingly, it is possible to form a vertical crack that reaches deep inside of the substrate, while effectively removing cullets produced at the time of severing the substrate, thus performing precise severing along a scribe line.Type: GrantFiled: April 1, 2003Date of Patent: December 14, 2010Assignee: Mitsuboshi Diamond Industrial Co., Ltd.Inventors: Kazuya Maekawa, Hiroshi Soyama
-
Patent number: 7838424Abstract: An improved Wafer-Level Chip-Scale Packaging (WLCSP) process is described that includes forming a plurality of conductive pillars on a first surface of a semiconductor wafer. One or more grooves are dry etched into the first surface of the semiconductor wafer, where the grooves define at least one boundary between each of a plurality of die within the semiconductor wafer. A layer of encapsulating material is deposited over the first surface. A recess is then cut in each of the grooves through the encapsulating material, where the cutting leaves a piece of semiconductor material on the second surface of the semiconductor wafer. The second surface is then ground to remove the piece of semiconductor material, where the removal of this material separates the plurality of die.Type: GrantFiled: July 3, 2007Date of Patent: November 23, 2010Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Tjandra Winata Karta, Steven Hsu, Chien-Hsiun Lee, Gene Wu, Jimmy Liang
-
Patent number: 7833828Abstract: A method of creating a patterned device by selecting a substrate; forming a first step on the substrate; depositing a sacrificial layer along the first step and the substrate; depositing a second step on a portion of the sacrificial layer; depositing a second layer on each of a portion of the substrate, sacrificial layer and second step that shares a common resistance to removal by a same agent as the substrate, the first step and the second step; removing a portion of the sacrificial layer so that a gap is created between the second layer and the first step, wherein a portion of the sacrificial layer remains such that the second layer remains; and processing the substrate beneath the gap created between the second layer and the first step.Type: GrantFiled: April 22, 2008Date of Patent: November 16, 2010Assignee: United States of America as represented by the Director, The National Security AgencyInventors: John L. Fitz, Harris Turk
-
Patent number: 7833834Abstract: A method for producing a nitride semiconductor laser light source is provided. The nitride semiconductor laser light source has a nitride semiconductor laser chip, a stem for mounting the laser chip thereon, and a cap for covering the laser chip. The laser chip is encapsulated in a sealed container composed of the stem and the cap. The method for producing this nitride semiconductor laser light source has a cleaning step of cleaning the surface of the laser chip, the stem, or the cap. In the cleaning step, the laser chip, the stem, or the cap is exposed with ozone or an excited oxygen atom, or baked by heat. The method also has, after the cleaning step, a capping step of encapsulating the laser chip in the sealed container composed of the stem and the cap. During the capping step, the cleaned surface of the laser chip, the stem, or the cap is kept clean.Type: GrantFiled: September 29, 2005Date of Patent: November 16, 2010Assignee: Sharp Kabushiki KaishaInventors: Daisuke Hanaoka, Masaya Ishida, Atsushi Ogawa, Yoshihiko Tani, Takuro Ishikura
-
Patent number: 7824945Abstract: A method for making micro-electromechanical system devices includes: (a) forming a sacrificial layer on a device wafer; (b) forming a plurality of loop-shaped through-holes in the sacrificial layer so as to form the sacrificial layer into a plurality of enclosed portions; (c) forming a plurality of cover caps on the sacrificial layer such that the cover caps respectively enclose the enclosed portions of the sacrificial layer; (d) forming a device through-hole in each of active units of the device wafer so as to form an active part suspended in each of the active units; and (e) removing the enclosed portions of the sacrificial layer through the device through-holes in the active units of the device wafer.Type: GrantFiled: October 2, 2008Date of Patent: November 2, 2010Assignee: Asia Pacific Microsystems, Inc.Inventors: Tso-Chi Chang, Mingching Wu
-
Patent number: 7821139Abstract: A flip-chip assembly comprises a semiconductor chip, a substrate, a first buffer layer, a second buffer layer and a conductive bump. The semiconductor chip includes a first region and a second region adjacent to the first region. The substrate is disposed under the semiconductor chip. The first buffer layer is disposed between the first region of the semiconductor chip and the substrate. The second buffer layer is disposed between the second region of the semiconductor chip and the substrate. The conductive bump is formed through the second buffer layer and electrically connects the semiconductor chip to the substrate.Type: GrantFiled: November 28, 2007Date of Patent: October 26, 2010Assignee: Samsung Electronics Co., Ltd.Inventors: Tae-Joo Hwang, Eun-Chul Ahn, Tae-Gyeong Chung
-
Patent number: 7811860Abstract: A method for producing a device and a device is disclosed. In one embodiment, a component is surrounded by a material. A fluoropolymer-containing compound is produced at a surface of the material. A molding is produced from a material and a fluoropolymer-containing compound is produced at a surface of the molding by a vapor deposition.Type: GrantFiled: November 20, 2007Date of Patent: October 12, 2010Assignee: Infineon Technologies AGInventors: Joachim Mahler, Markus Brunnbauer, Manfred Mengel, Christof Matthias Schilz
-
Publication number: 20100248426Abstract: A process for assembling a Chip-On-Lead packaged semiconductor device includes the steps of: mounting and sawing a wafer to provide individual semiconductor dies; performing a first molding operation on a lead frame; depositing epoxy on the lead frame via a screen printing process; attaching one of the singulated dies on the lead frame with the epoxy, where the die attach is done at room temperature; and curing the epoxy in an oven. Throughput improvements may be ascribed to not including a hot die attach process. An optional plasma cleaning step may be performed, which greatly improves wire bonding quality and a second molding quality. In addition, since a first molding operation is performed before the formation of epoxy to avoid the problem of the epoxy hanging in the air, the delamination risk between the epoxy and the die is avoided.Type: ApplicationFiled: March 19, 2010Publication date: September 30, 2010Applicant: FREESCALE SEMICONDUCTOR, INCInventors: Zhe Li, Qingchun He, Guanhua Wang, Zhijie Wang, Nan Xu
-
Patent number: 7799612Abstract: Methods and systems of applying a plurality of pieces of die attach film to a plurality of singulated dice are provided. The method can involve making intervals between rows and columns of a plurality of pieces of die attach film. The interval can be made by expanding an underlaid expandable film on which the plurality of pieces of die attach film are placed or by removing portions of the die attach film between rows and columns of the plurality of pieces of die attach film. The method can further involve placing a plurality of singulated dice back side down on the plurality of pieces of die attach film.Type: GrantFiled: June 25, 2007Date of Patent: September 21, 2010Assignee: Spansion LLCInventors: Sally Foong, Tan Kiah Ling, Kee Cheng Sim, Wong Kwet Nam, Yue Ho Foong
-
Publication number: 20100233854Abstract: Embodiments of the present invention are directed to metallic solderability preservation coating on connectors of semiconductor package to prevent oxide. Singulated semiconductor packages can have contaminants, such as oxides, on exposed metal areas of the connectors. Oxidation typically occurs on the exposed metal areas when the semiconductor packages are not stored in appropriate environments. Copper oxides prevent the connectors from soldering well. An anti-tarnish solution of the present invention is used to coat the connectors during sawing, after sawing, or both of a semiconductor array to preserve metallic solderability. The anti-tarnish solution is a metallic solution, which advantageously allows the semiconductor packages to not need be assembled immediately after fabrication.Type: ApplicationFiled: October 15, 2009Publication date: September 16, 2010Applicant: UTAC Thai LimitedInventors: Woraya Benjavasukul, Thipyaporn Somrubpornpinan, Panikan Charapaka
-
Patent number: 7790506Abstract: A semiconductor device having a rectangular exterior appearance includes a substrate for arranging an integrated circuit on the surface thereof, at least one rewire electrically connected to the integrated circuit via at least one pad electrode, at least one electrode terminal formed on the rewire, and a resin layer for completely sealing the substrate including the rewire such that the electrode terminal be exposed to the exterior. Slopes are formed at the corners between the backside and the side faces of the resin layer; and other slopes are further formed at the corners between the surface and the side faces of the resin layer. Thus, it is possible to reliably prevent the semiconductor device sealed with the resin layer from chipping or peeling irrespective of an impact occurring at the corners of the resin layer.Type: GrantFiled: December 11, 2007Date of Patent: September 7, 2010Assignee: Yamaha CorporationInventor: Yoshio Fukuda
-
Patent number: 7790579Abstract: According to the present invention, a gettering layer is deposited both on the side surfaces and the bottom surface of a semiconductor chip. The semiconductor chip is then mounted on the board of a package so that a Schottky barrier is formed on the bottom surface. With this structure, metal ions that pass through the board of the package can be captured by the defect layer deposited on the side surfaces and/or the bottom surface of the semiconductor chip, and by the Schottky barrier.Type: GrantFiled: April 6, 2006Date of Patent: September 7, 2010Assignee: NEC Electronics CorporationInventors: Kohji Kanamori, Teiichirou Nishizaka, Noriaki Kodama, Isao Katayama, Yoshihiro Matsuura, Kaoru Ishihara, Yasushi Harada, Naruaki Minenaga, Chihiro Oshita
-
Patent number: 7786020Abstract: A method for fabricating a nonvolatile memory device includes repeatedly stacking a stacked structure over a substrate to form a multi-stacked structure, wherein the stacked structure includes a conductive layer and an insulation layer, forming a photoresist pattern over the multi-stacked structure, first-etching an uppermost stacked structure of the multi-stacked structure using the photoresist pattern as an etch barrier, second-etching a resultant structure formed by the first-etching through the use of a breakthrough etching, slimming the photoresist pattern to form a slimmed photoresist pattern, and third-etching the uppermost stacked structure using the slimmed photoresist pattern as an etch barrier and, at the same time, etching a stacked structure disposed under the uppermost stacked structure and exposed by the first-etching.Type: GrantFiled: December 24, 2009Date of Patent: August 31, 2010Assignee: Hynix Semiconductor Inc.Inventors: Hye-Ran Kang, Sung-Yoon Cho
-
Patent number: 7772037Abstract: A method for producing a multilayer system on a substrate, wherein a first and a second layer are applied on the substrate, in each case by means of a vacuum coating process, provides adherence of the layers on each other, even if at least one of the layers of the multilayer system is porous. The layer applied first is, after its application and prior to the application of the other layer, partly removed again through an ion etching operation.Type: GrantFiled: April 11, 2007Date of Patent: August 10, 2010Assignee: Flabeg GmbH & Co. KGInventor: Thomas Hoeing
-
Patent number: 7749811Abstract: A method is disclosed for inhibiting oxygen and moisture penetration of a device comprising the steps of depositing a tin phosphate low liquidus temperature (LLT) inorganic material on at least a portion of the device to create a deposited tin phosphate LLT material, and heat treating the deposited LLT material in a substantially oxygen and moisture free environment to form a hermetic seal; wherein the step of depositing the LLT material comprises the use of a resistive heating element comprising tungsten. An organic electronic device is also disclosed comprising a substrate plate, at least one electronic or optoelectronic layer, and a tin phosphate LLT barrier layer, wherein the electronic or optoelectronic layer is hermetically sealed between the tin phosphate LLT barrier layer and the substrate plate. An apparatus is also disclosed having at least a portion thereof sealed with a tin phosphate LLT barrier layer.Type: GrantFiled: September 3, 2009Date of Patent: July 6, 2010Assignee: Corning IncorporatedInventors: Bruce Gardiner Aitken, Chong Pyung An, Benjamin Zain Hanson, Mark Alejandro Quesada
-
Patent number: 7741157Abstract: A method of forming a MEMS (Micro-Electro-Mechanical System), includes forming an ambient port through a MEMS cap which defines a cavity containing a plurality of MEMS actuators therein; and bonding a lid arrangement to the MEMS cap to hermetically seal the ambient port.Type: GrantFiled: July 21, 2008Date of Patent: June 22, 2010Assignee: Hewlett-Packard Development Company, L.P.Inventors: Charles C Haluzak, Arthur Piehl, Chien-Hua Chen, Jennifer Shih
-
Patent number: 7713786Abstract: A method for activating a getter at low temperature for encapsulation in a device cavity containing a microdevice comprises etching a passivation layer off the getter material while the device wafer and lid wafer are enclosed in a bonding chamber. A plasma etching process may be used, wherein by applying a large negative voltage to the lid wafer, a plasma is formed in the low pressure environment within the bonding chamber. The plasma then etches the passivation layer from the getter material, which is directly thereafter sealed within the device cavity of the microdevice, all within the etching/bonding chamber.Type: GrantFiled: July 19, 2007Date of Patent: May 11, 2010Assignee: Innovative Micro TechnologyInventors: John S. Foster, Jeffrey F. Summers
-
Patent number: 7700413Abstract: The inventive production method of a compound semiconductor light-emitting device (LED)s wafer comprises a step of forming a protective film on the top and/or bottom surface of a compound semiconductor LEDs wafer, where the devices being regularly and periodically arranged with separation zones being disposed; a step of forming separation grooves by means of laser processing in the separation zones of the surface on which the protective film is formed, while a gas is blown onto a laser-irradiated portion; and a step of removing at least a portion of the protective film, which steps are performed in the above sequence.Type: GrantFiled: April 19, 2005Date of Patent: April 20, 2010Assignee: Showa Denko K.K.Inventor: Katsuki Kusunoki
-
Patent number: 7691728Abstract: A semiconductor device manufacturing method can produce semiconductor light emitting/detecting devices that have high connective strength and high luminous energy by increasing contact areas of electrodes thereof and decreasing enclosed areas of electrodes thereof. A wafer is provided with a semiconductor substrate and a semiconductor epitaxial layer. A plurality of substrate concave portions and epitaxial layer concave portions are formed on the semiconductor substrate and the semiconductor epitaxial layer, respectively. Substrate electrodes and epitaxial layer electrodes are formed in the substrate concave portions and the epitaxial layer concave portions. A substrate surface electrode and an epitaxial layer surface electrode can be formed on the semiconductor substrate and the substrate electrodes and the semiconductor epitaxial layer and the epitaxial layer electrodes, respectively.Type: GrantFiled: February 21, 2007Date of Patent: April 6, 2010Assignee: Stanley Electric Co., Ltd.Inventors: Yasuhiro Tada, Akihiko Hanya
-
Patent number: 7692300Abstract: In a printed circuit board, a semiconductor including plural power supply terminals and a semiconductor chip is mounted onto a mounting surface of a printed wiring board, and a bypass capacitor for reducting a power ground noise is provided. Another bypass capacitor, which is connected to the bypass capacitor only within an IC chip is provided to inhibit the power ground noise from causing not only a variation in timing of the IC chip and a malfunction thereof but also a malfunction of another IC chip and the generation of an EMI noise in a case where the power ground noise propagates to a power supply side.Type: GrantFiled: May 30, 2007Date of Patent: April 6, 2010Assignee: Canon Kabushiki KaishaInventor: Masanori Kikuchi