Complementary Field Effect Transistors Patents (Class 438/153)
-
Publication number: 20040150047Abstract: In formation of a source/drain region of an NMOS transistor, a gate-directional extension region <41a> of an N+ block region <41> in an N+ block resist film <51> prevents a well region <11> located under the gate-directional extension region <41a> from implantation of an N-type impurity. A high resistance forming region, which is the well region <11> having a possibility for implantation of an N-type impurity on a longitudinal extension of a gate electrode <9>, can be formed as a high resistance forming region <A2> narrower than a conventional high resistance forming region <A1>. Thus, a semiconductor device having a partially isolated body fixed SOI structure capable of reducing body resistance and a method of manufacturing the same are obtained.Type: ApplicationFiled: December 31, 2003Publication date: August 5, 2004Applicant: RENESAS TECHNOLOGY CORP.Inventors: Shigenobu Maeda, Toshiaki Iwamatsu, Takashi Ipposhi
-
Patent number: 6770516Abstract: A method of forming a FINFET CMOS device structure featuring an N channel device and a P channel device formed in the same SOI layer, has been developed. The method features formation of two parallel SOI fin type structures, followed by gate insulator growth on the sides of the SOI fin type structures, and definition of a conductive gate structure formed traversing the SOI fin type structures while interfacing the gate insulator layer. A doped insulator layer of a first conductivity type is formed on the exposed top surfaces of a first SOI fin type shape, while a second doped insulator layer of a second conductivity type is formed on the exposed top surfaces of the second SOI fin type shape.Type: GrantFiled: September 5, 2002Date of Patent: August 3, 2004Assignee: Taiwan Semiconductor Manufacturing CompanyInventors: Chung Cheng Wu, Shye-Lin Wu
-
Publication number: 20040147065Abstract: The present invention provides a semiconductor device in which a bottom-gate TFT or an inverted stagger TFT arranged in each circuit is suitably constructed in conformity with the functionality of the respective circuits, thereby attaining an improvement in the operating efficiency and reliability of the semiconductor device. In the structure, LDD regions in a pixel TFT are arranged so as not to overlap with a channel protection insulating film and to overlap with a gate electrode by at least a portion thereof. LDD regions in an N-channel TFT of a drive circuit is arranged so as not to overlap with a channel protection insulating film and to overlap with a gate electrode by at least a portion thereof. LDD regions in a P-channel TFT of the drive circuit is arranged so as to overlap with a channel protection insulating film and to overlap with the gate electrode.Type: ApplicationFiled: January 14, 2004Publication date: July 29, 2004Applicant: Semiconductor Energy Laboratory Co., Ltd.Inventors: Hidehito Kitakado, Ritsuko Kawasaki, Kenji Kasahara
-
Publication number: 20040129979Abstract: A method and structure for a CMOS device comprises depositing a silicon over insulator (SOI) wafer over a buried oxide (BOX) substrate, wherein the SOI wafer has a predetermined thickness; forming a gate dielectric over the SOI wafer; forming a shallow trench isolation (STI) region over the BOX substrate, wherein the STI region is configured to have a generally rounded corner; forming a gate structure over the gate dielectric; depositing an implant layer over the SOI wafer; performing one of N-type and P-type dopant implantations in the SOI wafer and the implant layer; and heating the device to form source and drain regions from the implant layer and the SOI wafer, wherein the source and drain regions have a thickness greater than the predetermined thickness of the SOI wafer, wherein the gate dielectric is positioned lower than the STI region.Type: ApplicationFiled: January 7, 2003Publication date: July 8, 2004Applicant: International Business Machines CorporationInventors: Heemyong Park, Byoung H. Lee, Paul D. Agnello, Dominic J. Schepis, Ghavam G. Shahidi
-
Patent number: 6759285Abstract: An electrical interconnection method includes: a) providing two conductive layers separated by an insulating material on a semiconductor wafer; b) etching the conductive layers and insulating material to define and outwardly expose a sidewall of each conductive layer; c) depositing an electrically conductive material over the etched conductive layers and their respective sidewalls; and d) anisotropically etching the conductive material to define an electrically conductive sidewall link electrically interconnecting the two conductive layers. Such is utilizable to make thin film transistors and other circuitry.Type: GrantFiled: February 7, 2002Date of Patent: July 6, 2004Assignee: Micron Technology, Inc.Inventors: Charles H. Dennison, Monte Manning
-
Publication number: 20040119100Abstract: A MOS device with first and second freestanding semiconductor bodies formed on a substrate. The first freestanding semiconductor body has a first portion thereof disposed at a non-orthogonal, non parallel orientation with respect to a first portion of the second freestanding semiconductor body. These portions of said first and second freestanding semiconductor bodies have respective first and second crystalline orientations. A first gate electrode crosses over at least part of said first portion of said first freestanding semiconductor body at a non-orthogonal angle, as does a second gate electrode over the first portion of the second freestanding semiconductor body.Type: ApplicationFiled: December 19, 2002Publication date: June 24, 2004Applicant: International Business Machines CorporationInventors: Edward J. Nowak, BethAnn Rainey
-
Patent number: 6753239Abstract: A supporting structure is wafer-bonded to the upper face side of a partially or fully processed device wafer. The device wafer includes a transistor having a well region that extends into the substrate material of the device wafer. The source and drain regions of the transistor extend into the well region. After attachment of the supporting structure, the device wafer is thinned from the back side until the bottom of the well region is reached. To reduce source and drain junction capacitances, etching can continue until the source and drain regions are reached. In one embodiment, all of the well-to-substrate junction is removed in a subsequent etching step, thereby reducing or eliminating the well-to-substrate junction capacitance of the resulting transistor. Resistance between the well electrode and the transistor channel is reduced because the well contact is disposed on the back side of the device wafer directly under the gate of the transistor.Type: GrantFiled: April 4, 2003Date of Patent: June 22, 2004Assignee: Xilinx, Inc.Inventor: Robert O. Conn
-
Patent number: 6737123Abstract: A silicon-based film is formed superimposing a direct-current potential on the high-frequency power to set the potential of the high-frequency power feed section to a potential which is lower by V1 than the ground potential; the V1 satisfying |V2|≦|V1|≦50×|V2|, where V2 is the potential difference from the ground potential, produced in the electrode in the state the plasma has taken place under the same conditions except that the direct-current potential is not superposed on the high-frequency power and the electrode is brought into a non-grounded state. This can provide a silicon-based film having superior characteristics at a high film formation rate, and a semiconductor device making use of this silicon-based film, having superior adherence, environmental resistance, and can enjoy a short tact time at the time of manufacture.Type: GrantFiled: June 12, 2002Date of Patent: May 18, 2004Assignee: Canon Kabushiki KaishaInventors: Takaharu Kondo, Masafumi Sano, Akira Sakai, Tadashi Sawayama, Ryo Hayashi, Shuichiro Sugiyama, Hiroyuki Ozaki, Yoshinori Sugiura
-
Patent number: 6724040Abstract: A semiconductor device has a drift region in which a drift current flows if it is in the ON mode and which is depleted if it is in the OFF mode. The drift region is formed as a structure having a plurality of first conductive type divided drift regions and a plurality of second conductive type compartment regions in which each of the compartment regions is positioned among the adjacent drift regions in parallel to make p-n junctions, respectively.Type: GrantFiled: April 5, 2002Date of Patent: April 20, 2004Assignee: Fuji Electric Co., Ltd.Inventor: Tatsuhiko Fujihira
-
Patent number: 6723587Abstract: An ultra small-sized SOI MOSFET having a high integration density, low power consumption, but high performances, and a method of fabricating the same are provided.Type: GrantFiled: December 31, 2002Date of Patent: April 20, 2004Assignee: Electronics and Telecommunications Research InstituteInventors: Won-Ju Cho, Jong-Heon Yang, Moon-Gyu Jang, Seong-Jae Lee, Kyoung-Wan Park, Ki-Ju Im, Ji-Hun Oh
-
Patent number: 6713329Abstract: A p channel thin-film transistor (TFT) made of directly deposited microcrystalline silicon (uc-Si). The p TFT is integrated with its n channel counterpart on a single uc-Si film, to form a complementary metal-silicon oxide-silicon (CMOS) inverter of deposited uc-Si. The uc-Si channel material can be grown at lower temperatures by plasma-enhanced chemical vapor deposition in a process similar to the deposition. The p and n channels share the same uc-Si layer. The Figure shows the processing steps of manufacturing the TFT, where (12) represents the uc-Si layer of the device.Type: GrantFiled: March 6, 2002Date of Patent: March 30, 2004Assignee: The Trustees of Princeton UniversityInventors: Sigurd Wagner, Yu Chen
-
Patent number: 6713325Abstract: Conventionally, when an electric potential of a supporting substrate is fixed, there arises a problem in that impact ions are generated even in the vicinity of embedded insulating film in the proximity of a drain due to generation of a parasitic transistor using the supporting substrate as a gate so as to be likely to cause a parasitic bipolar operation.Type: GrantFiled: October 9, 2002Date of Patent: March 30, 2004Assignee: Seiko Instruments Inc.Inventors: Miwa Wake, Yoshifumi Yoshida
-
Patent number: 6713345Abstract: A semiconductor memory device includes a trench type SRAM(Static Random Access Memory) cell having a higher integration than a stack type SRAM. The SRAM cell memory device is provided with a trench formed in a semiconductor substrate and having four side walls therein, wherein a source and drain region of a drive transistor is formed in two of the four side walls, respectively, a pair of active layers respectively having a source and drain regions of a first load transistor is formed on the substrate adjacent to the side walls, and a gate electrode common to the load transistor is formed on a gate oxide film, whereby the gate electrode of the access transistor is vertically formed toward a direction vertical to the semiconductor substrate instead of being formed on the substrate for thereby decreasing an area to be occupied by transistor.Type: GrantFiled: March 19, 2003Date of Patent: March 30, 2004Assignee: Hyundai Electronics Industries Co., Ltd.Inventor: Seen-Suk Kang
-
Patent number: 6693001Abstract: A Co silicide layer having a low resistance and a small junction leakage current is formed on the surface of the gate electrode, source and drain of MOSFETs by silicidizing a Co film deposited on a main plane of a wafer by sputtering using a high purity Co target having a Co purity of at least 99.99% and Fe and Ni contents of not greater than 10 ppm, preferably having a Co purity of 99.999%.Type: GrantFiled: February 4, 2000Date of Patent: February 17, 2004Assignee: Renesas Technology CorporationInventors: Shinji Nishihara, Shuji Ikeda, Naotaka Hashimoto, Hiroshi Momiji, Hiromi Abe, Shinichi Fukada, Masayuki Suzuki
-
Patent number: 6689649Abstract: An electrical interconnection method includes: a) providing two conductive layers separated by an insulating material on a semiconductor wafer; b) etching the conductive layers and insulating material to define and outwardly expose a sidewall of each conductive layer; c) depositing an electrically conductive material over the etched conductive layers and their respective sidewalls; and d) anisotropically etching the conductive material to define an electrically conductive sidewall link electrically interconnecting the two conductive layers. Such is utilizable to make thin film transistors and other circuitry.Type: GrantFiled: June 18, 2001Date of Patent: February 10, 2004Assignee: Micron Technology, Inc.Inventors: Charles H. Dennison, Monte Manning
-
Publication number: 20040023449Abstract: A semiconductor device is presented which includes a self-aligned, planarized thin-film transistor which can be used in various integrated circuit devices, such as static random access memory (SRAM) cells. The semiconductor device has a first field-effect transistor and a second field-effect transistor. The second field-effect transistor overlies the first field-effect transistor, and the first field-effect transistor and the second field-effect transistor share a common gate. The second field-effect transistor includes a source and a drain which are self-aligned to the shared gate in a layer of planarized semiconductor material above the first field-effect transistor. In one embodiment, the second field-effect transistor is a thin-film transistor, and the shared gate has a U-shape wrap-around configuration at a body of the thin-film transistor.Type: ApplicationFiled: July 31, 2003Publication date: February 5, 2004Applicant: International Business Machines CorporationInventors: Louis L. Hsu, Jack Allan Mandelman, William Robert Tonti, Li-Kong Wang
-
Patent number: 6683347Abstract: A semiconductor device having an alternating conductivity type layer improves the tradeoff between the on-resistance and the breakdown voltage and facilitates increasing the current capacity by reducing the on- resistance while maintaining a high breakdown voltage. The semiconductor device includes a semiconductive substrate region, through which a current flows in the ON-state of the device and that is depleted in the OFF-state. The semiconductive substrate region includes a plurality of vertical alignments of n-type buried regions 32 and a plurality of vertical alignments of p-type buried regions. The vertically aligned n-type buried regions and the vertically aligned p-type buried regions are alternately arranged horizontally. The n-type buried regions and p-type buried regions are formed by diffusing respective impurities into highly resistive n-type layers 32a laminated one by one epitaxially.Type: GrantFiled: July 7, 1999Date of Patent: January 27, 2004Assignee: Fuji Electric Co., Ltd.Inventor: Tatsuhiko Fujihira
-
Publication number: 20040014261Abstract: Prior to converting a non-single crystal material of a semiconductor film into a single crystal material through the use of a laser beam, at least one dopant is introduced into whole of the semiconductor film. Then, the non-single crystal semiconductor film is irradiated with a laser beam to crystallize the semiconductor film. In this case, a ratio between quasi-fermi level of the single crystal material within one of transistor formation regions used to form transistors of different conductivity types and quasi-fermi level of the single crystal material within the other thereof is made to be between 0.5:1 and 2.0:1. Thus, transistors of different conductivity types are formed in the crystallized semiconductor film.Type: ApplicationFiled: July 11, 2003Publication date: January 22, 2004Applicant: NEC LCD Technologies, Ltd.Inventor: Mitsuasa Takahashi
-
Patent number: 6664144Abstract: There is disclosed a method of fabricating TFTs using a silicon film crystallized with the aid of nickel. The nickel is removed from the crystallized silicon film. The method starts with maintaining nickel in contact with the surface of an amorphous silicon film. Then, a heat treatment is performed to form a crystalline silicon film. At this time, nickel promotes the crystallization greatly, and nickel diffuses into the film. A mask is formed. A silicon film heavily doped with phosphorus is formed. Thereafter, a heat treatment is performed to move the nickel from the crystalline silicon film into the phosphorus-rich silicon film. This reduces the concentration of nickel in the crystalline silicon film.Type: GrantFiled: January 19, 2001Date of Patent: December 16, 2003Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Setsuo Nakajima, Hisashi Ohtani
-
Publication number: 20030227059Abstract: A BOX layer and an SOI layer are formed on a P type silicon substrate and a P well and an N well are formed in the SOI layer. First P type diffusion regions positioned below S/D regions, a second P type diffusion region positioned below a channel region, a third P type diffusion region positioned between an STI region 4 and a BOX layer 2, and a fourth P type diffusion region as a body contact are formed within the P well, and the second and third P type diffusion regions are positioned at the same level, and further, the second and third P type diffusion regions are formed to have a dopant concentration higher than that of the first P type diffusion region.Type: ApplicationFiled: June 10, 2003Publication date: December 11, 2003Applicant: NEC ELECTRONICS CORPORATIONInventors: Shinichi Miyake, Kiyotaka Imai, Masahiro Ikeda, Tomohiko Kudo
-
Publication number: 20030222313Abstract: A silicon-on-insulator (SOI) device structure 100 formed using a self-aligned body tie (SABT) process. The SABT process connects the silicon body of a partially depleted (PD) structure to a bias terminal. In addition, the SABT process creates a self-aligned area of silicon around the edge of the active areas, as defined by the standard transistor active area mask, providing an area efficient device layout. By reducing the overall gate area, the speed and yield of the device may be increased. In addition, the process flow minimizes the sensitivity of critical device parameters due to misalignment and critical dimension control. The SABT process also suppresses the parasitic gate capacitance created with standard body tie techniques.Type: ApplicationFiled: May 30, 2002Publication date: December 4, 2003Applicant: Honeywell International Inc.Inventor: Paul Fechner
-
Patent number: 6656776Abstract: A thin film transistor and a fabricating method thereof are adaptive for increasing a capacitance of a storage capacitor. In the method, a gate electrode and a lower electrode of a capacitor are formed at the transistor area and the capacitor area of an insulating substrate, respectively. A gate insulating film, an active layer and an ohmic contact layer on the insulating substrate is sequentially formed to cover the gate electrode and the lower electrode. The ohmic contact layer and the active layer are primarily patterned in such a manner as to be left only at a portion corresponding to the gate electrode of the transistor area and thus expose the gate insulating film. Then, the ohmic contact layer and the active layer are secondarily patterned in such a manner as to reduce the thickness of the gate insulating film at a portion corresponding to the lower electrode.Type: GrantFiled: May 2, 2002Date of Patent: December 2, 2003Assignee: LG.Philips LCD Co., Ltd.Inventors: Dong Hee Kim, Kyo Ho Moon
-
Patent number: 6653160Abstract: A method is disclosed for manufacturing an array substrate for use in a display device. The method includes providing a base substrate, forming a gate line on the base substrate using a first mask, forming sequentially a gate insulating layer, a semiconductor layer and a metal layer over the base substrate and the gate line, patterning the metal layer using a second mask to form a data line and a metal portion on the semiconductor layer, forming a protection layer over the data line, the metal portion and the semiconductor layer, forming a photoresist pattern on the protection layer over the data line using a third mask to define a first structure, applying at least two separate etching steps on the first structure to leave the gate insulating layer of a uniform thickness over the gate line and to pattern layers below the photoresist pattern, and forming a pixel electrode over a portion of the gate insulating layer on the gate line using a fourth mask.Type: GrantFiled: August 12, 2002Date of Patent: November 25, 2003Assignee: LG. Philips LCD Co. LTDInventors: Kyo Ho Moon, Hu-Sung Kim
-
Patent number: 6649456Abstract: A new method to form a SRAM memory cell in an integrated circuit device is achieved. The method comprises providing a bi-stable flip-flop cell having a data storage node and a data bar storage node. A first capacitor is formed coupled to the data bar storage node, and a second capacitor is formed coupled to the data storage node. The first and second capacitors comprise a first conductor layer overlying a second conductor layer with a dielectric layer therebetween. One of the first and second conductor layers is coupled to ground. A new SRAM device is disclosed.Type: GrantFiled: October 16, 2002Date of Patent: November 18, 2003Assignee: Taiwan Semiconductor Manufacturing CompanyInventor: Jhon-Jhy Liaw
-
Patent number: 6638798Abstract: A transistor of a second conductivity type is of an LMOS structure, and a transistor of a first conductivity type is of an LDMOS structure. The transistor of the first conductivity type has a drain base layer which functions in the same manner as a drain offset diffusion layer and is formed in a substrate separately from a source base diffusion layer. The transistor of the first conductivity type has a stably high breakdown voltage and a low on-state resistance as with the transistor of the second conductivity type.Type: GrantFiled: September 28, 2001Date of Patent: October 28, 2003Assignee: NEC Electronics CorporationInventor: Kenya Kobayashi
-
Patent number: 6635521Abstract: In the fabrication of a CMOS-TFT, non-selectively doping (for both of p- and n-type TFTS) and selectively doping (only for the n-type TFT) with p-type impurities (B: boron) are successively performed at very low concentrations to control the threshold voltages (Vthp and Vthn). More specifically, the Id-Vg characteristics of the p- and n-type TFTs are initially negatively shifted. In this state, non-selectively doping is performed positively to shift the p- and n-type TFTs first to adjust the Vthp to a specified value. Selectively doping is then performed positively to shift only the n-type TFT to adjust the Vthn to a specified value. The threshold voltages of the p- and n-type TFTs constructing the CMOS-TFT can be independently and efficiently (with minimum photolithography) controlled with high accuracy.Type: GrantFiled: March 29, 1999Date of Patent: October 21, 2003Assignee: Fujitsu Display Technologies CorporationInventors: Hongyong Zhang, Makoto Igarashi, Kenichi Yanai, Tetsuro Hori, Yutaka Takizawa
-
Patent number: 6632710Abstract: In a method for forming a silicon-on-insulator FET having a contact that provides a fixed potential to a substrate, the substrate-biasing between the SOI transistor and the silicon substrate is performed via a plug. As a result, a contact hole for the substrate-biasing does not need to pass through the insulating layer, the silicon layer, and the interlayer insulating layer of the structure. Therefore, the interlayer insulating layer can be made to have shallow depth. Ions can thus be implanted to the surface of the substrate via the contact hole for substrate-biasing. The contact hole for substrate-biasing can be formed without causing an opening fault.Type: GrantFiled: September 26, 2001Date of Patent: October 14, 2003Assignee: Oki Electric Industry Co., Ltd.Inventor: Akira Takahashi
-
Patent number: 6627471Abstract: A method of manufacturing an array substrate having drive integrated circuits and first and second semiconductor layers made of single crystalline silicon. First and second gate electrodes are formed over the first and second semiconductor layers, wherein the first and second gate electrodes are narrower than the first photoresist patterns. First and second insulator patterns are formed on the first and second semiconductor layers, wherein the first and second insulator patterns having a substantially equal width to the first photoresist patterns. N+ ion doping is carried out using the first photoresist pattern as a mask. The first photoresist patterns are ashed, thereby the first photoresist patterns become reduced first photoresist patterns, wherein the reduced first photoresist patterns have substantially the same width as the first and second gate electrodes. A second photoresist pattern is formed, which covers the first gate electrode and the first semiconductor layer.Type: GrantFiled: May 30, 2002Date of Patent: September 30, 2003Assignee: LG.Philips LCD Co., Ltd.Inventor: Joon-Young Yang
-
Patent number: 6620659Abstract: The present invention describes the use of two semiconductor layers, a thin film (TF) layer and a bulk Si wafer layer, to make high density and high speed merged logic and memory IC chips. The memory cells use three-dimensional (3D) SRAM structures. Two kinds of 3D logic cells are disclosed. 3D form of the differential cascode voltage switch (DCVS) architecture, and a 3D form of the DCVS with pass gate (DCVSPG) logic architecture. A high density “system on chip” architecture is described. The high density is achieved by locating large PMOS transistors in the TF Si layer, and the fast NMOS transistors in a bulk Si wafer layer. A single process sequence to simultaneously make the logic and memory circuits on the IC chip is also described.Type: GrantFiled: May 18, 2001Date of Patent: September 16, 2003Assignee: International Business Machines CorporationInventors: Philip George Emmma, Wei Hwang, Stephen McConnell Gates
-
Patent number: 6613615Abstract: A method of forming a silicon on insulator (SOI) body contact at a pair of field effect transistors (FETs), a sense amplifier including a balanced pair of such FETs and a RAM including the sense amplifiers. A pair of gates are formed on a SOI silicon surface layer. A dielectric bridge is formed between a pair of gates when sidewall spacers are formed along the gates. Source/drain (S/D) conduction regions are formed in the SOI surface layer adjacent the sidewalls at the pair of gates. The dielectric bridge blocks selectively formation of S/D conduction regions. A passivating layer is formed over the pair of gates and the dielectric bridge. Contacts are opened partially through the passivation layer. Then, a body contact is opened through the bridge to SOI surface layer and a body contact diffusion is formed. Contact openings are completed through the passivation layer at the S/D diffusions. Tungsten studs are formed in the contact openings.Type: GrantFiled: October 12, 2001Date of Patent: September 2, 2003Assignee: International Business Machines CorporationInventors: Jack A. Mandelman, Fariborz Assaderaghi, Michael J. Hargrove, Peter Smeys, Norman J. Rohrer
-
Publication number: 20030141547Abstract: An SOI semiconductor device includes at least an SOI substrate including an insulating film and a semiconductor layer formed on the insulating film; and an active semiconductor element formed on the semiconductor layer. The active semiconductor element is formed in an element formation region surrounded by an isolating region for isolating the semiconductor layer in a form of an island. A gettering layer containing a high concentration impurity is formed in a portion of the semiconductor layer excluding the element formation region in which the active semiconductor element is formed, and the gettering layer is not formed in the element formation region in which the active semiconductor element is formed.Type: ApplicationFiled: January 17, 2003Publication date: July 31, 2003Applicant: Matsushita Electric Industrial Co., Ltd.Inventors: Katsushige Yamashita, Hisaji Nishimura, Hiromu Yamazaki, Masaki Inoue, Yoshinobu Satoh
-
Patent number: 6599791Abstract: In a monolithic active matrix circuit that uses offset-gate TFTs in which the gate electrode is offset from the source and drain regions or TFTs whose gate insulating film is formed by vapor deposition, not only an active matrix circuit but also a drive circuit therefor is formed by using P-channel TFTs.Type: GrantFiled: January 13, 1999Date of Patent: July 29, 2003Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Jun Koyama, Yuji Kawasaki
-
Publication number: 20030119236Abstract: An EPROM structure includes a NMOS transistor integrated with a capacitor. The terminal names of the NMOS transistor follow the conventional nomenclature: drain, source, body and gate. The gate of the NMOS transistor is connected directly and exclusively to one of the capacitor plates. In this configuration, the gate is now referred to as the “floating gate”. The remaining side of the capacitor is referred to as the “control gate”.Type: ApplicationFiled: December 20, 2001Publication date: June 26, 2003Inventor: Michael David Church
-
Patent number: 6583518Abstract: A dual-polycide semiconductor structure and method for forming the same having reduced dopant cross-diffusion. A conductive layer is formed over a polysilicon layer having a first region doped with a first dopant and a second region adjoining the first region at an interface doped with a second dopant. A region of discontinuity is then formed in the conductive layer located away from the interface. The conductive layer formed over the polysilicon gate overlaps the interface to provide electrical continuity between the first and second regions of the polysilicon gate, but also includes a region of discontinuity to reduce dopant cross-diffusion.Type: GrantFiled: August 31, 2001Date of Patent: June 24, 2003Assignee: Micron Technology, Inc.Inventors: Jigish D. Trivedi, Zhongze Wang, Todd R. Abbott, Chih-Chen Cho
-
Patent number: 6569726Abstract: A method of manufacturing a MOS transistor. A substrate having a gate oxide layer, a gate electrode and spacers attached to the sidewalls of the gate electrode is provided. A source/drain (S/D) implantation is conducted to form a source/drain region in the substrate on each side of the gate electrode. A self-aligned silicide (Salicide) process is carried out to form a self-aligned silicide layer over the exposed gate electrode and source/drain region. A silicon nitride layer serving as an etching stop is formed over the substrate. A fluoride blanket implantation of the silicon nitride etching stop layer is carried out using an implantation dosage of about 5×1013 ˜5×1014 cm−2 and at an implantation energy level between 2 KeV˜5 KeV. The fluorides implanted into the silicon nitride layer capture hydrogen within the silicon nitride layer, thereby reducing free hydrogen concentration and increasing threshold voltage stability of the MOS transistor.Type: GrantFiled: May 22, 2002Date of Patent: May 27, 2003Assignee: United Microelectronics Corp.Inventors: Tong-Hsin Lee, Terry Chung-Yi Chen
-
Patent number: 6569723Abstract: This method forms an SRAM device with an array of cells having low resistance conductors for the reference potential (Vss) circuits connected to transistors in the SRAM device. First form an SRAM device with two pull-up transistors, two pull-down transistors and two pass gate transistors, including thin film gate electrode conductors and interconnection lines, each of the transistors having a drain region and a source region with source regions of the two pull-up transistors connected to a power supply voltage (Vcc). Then form a plurality of dielectric and metallization layers over the transistors, the conductors and the interconnection lines. Form a stack of layers over the transistors, the stack of layers comprising a plurality of metallization layers sandwiched between a plurality of dielectric layers. Form a conductive reference potential node electrically connected to the source region of each of the pull-down transistors.Type: GrantFiled: May 16, 2002Date of Patent: May 27, 2003Assignee: Taiwan Semiconductor Manufacturing CompanyInventor: Jhon-Jhy Liaw
-
Patent number: 6566709Abstract: A semiconductor device has a drift region in which a drift current flows if it is in the ON mode and which is depleted if it is in the OFF mode. The drift region is formed as a structure having a plurality of first conductive type divided drift regions and a plurality of second conductive type compartment regions in which each of the compartment regions is positioned among the adjacent drift regions in parallel to make p-n junctions, respectively.Type: GrantFiled: April 5, 2002Date of Patent: May 20, 2003Assignee: Fuji Electric Co., Ltd.Inventor: Tatsuhiko Fujihira
-
Patent number: 6562668Abstract: In the method of fabricating a thin film transistor, a first aluminum layer, which is later oxidized, or aluminum nitride layer is formed on a glass substrate. A metal gate is formed on the aluminum layer or the aluminum nitride layer. Oxidation of the aluminum layer is carried either prior to or after forming the gate. A thin film transistor structure that includes the metal gate is then formed over the substrate.Type: GrantFiled: August 13, 2001Date of Patent: May 13, 2003Inventors: Jin Jang, In Keun Woo, Sang Wook Lee
-
Patent number: 6558993Abstract: There is provided a semiconductor device using a TFT structure of high reliability. A gate electrode of a TFT includes a first conductive layer, a second conductive layer, and a third conductive layer. An LDD region has a part which overlaps the gate electrode via a gate insulating film and a part which does not overlap the gate electrode. As a result, this can prevent the deterioration when the TFT is on and can reduce a leakage current when the TFT is off.Type: GrantFiled: May 17, 2001Date of Patent: May 6, 2003Assignees: Semiconductor Energy Laboratory Co., Ltd., Sharp Kabushiki KaishaInventors: Hisashi Ohtani, Shunpei Yamazaki, Masataka Itoh
-
Publication number: 20030075758Abstract: A method to form a closely-spaced, vertical NMOS and PMOS transistor pair in an integrated circuit device is achieved. A substrate comprise silicon implanted oxide (SIMOX) wherein an oxide layer is sandwiched between underlying and overlying silicon layers. Ions are selectively implanted into a first part of the overlying silicon layer, to form a drain, channel region, and source for an NMOS transistor. The drain is formed directly overlying the oxide layer, the channel region is formed overlying the drain, and the source is formed overlying the channel region. Ions are selectively implanted into a second part of the overlying silicon layer to form a drain, channel region, and source for a PMOS transistor. The drain is formed directly overlying the oxide layer, the PMOS channel region is formed overlying the drain, and the source is formed overlying the channel region. The PMOS transistor drain is in contact with said NMOS transistor drain.Type: ApplicationFiled: September 12, 2002Publication date: April 24, 2003Applicant: CHARTERED SEMICONDUCTOR MANUFACTURING LTD.Inventors: Ravi Sundaresan, Yang Pan, James Yong Meng Lee, Ying Keung Leung, Yelehanka Ramachandramurthy Pradeep, Jia Zhen Zheng, Lap Chan, Elgin Quek
-
Patent number: 6534805Abstract: An embodiment of a memory cell includes a series of four substantially oblong parallel active regions, arranged side-by-side such that the inner active regions of the series include source/drain regions for p-channel transistors, and the outer active regions include source/drain regions for n-channel transistors. Another embodiment of the memory cell includes six transistors having gates substantially parallel to one another, where three of the gates are arranged along a first axis and the other three gates are arranged along a second axis parallel to the first axis. In another embodiment, the memory cell may include substantially oblong active regions arranged substantially in parallel with one another, with substantially oblong local interconnects arranged above and substantially perpendicular to the active regions.Type: GrantFiled: April 9, 2001Date of Patent: March 18, 2003Assignee: Cypress Semiconductor Corp.Inventor: Bo Jin
-
Publication number: 20030042548Abstract: It is an object to obtain a semiconductor device having such a structure that respective electrical characteristics of an insulated gate type transistor and an insulated gate type capacitance are not deteriorated and a method of manufacturing the semiconductor device. An NMOS transistor Q1 and a PMOS transistor Q2 which are formed in an NMOS formation region A1 and a PMOS formation region A2 respectively have P− pocket regions 17 and N− pocket regions 27 in vicinal regions of extension portions 14e and 24e of N+ source-drain regions 14 and P+ source-drain regions 24, respectively. On the other hand, an N-type variable capacitance C1 and a P-type variable capacitance C2 which are formed in an N-type variable capacitance formation region A3 and a P-type variable capacitance formation region A4 respectively do not have a region of a reverse conductivity type which is adjacent to extraction electrode regions corresponding to the P− pocket regions 17 and the N− pocket regions 27.Type: ApplicationFiled: July 23, 2002Publication date: March 6, 2003Applicant: MITSUBISHI DENKI KABUSHIKI KAISHAInventors: Shigenobu Maeda, Hiroyuki Takashino, Toshihide Oka
-
Patent number: 6525341Abstract: The present invention improves a productivity in growing an a-Si film in a thin film transistor and to obtain an excellent thin film transistor characteristic. More specifically, disclosed is a thin film transistor in which an amorphous silicon film 2, a gate insulating film 3 and a gate electrode are sequentially stacked on an insulating substrate 1. The amorphous silicon film 2 includes a low defect-density amorphous silicon layer 5 formed at a low deposition rate and a high deposition rate amorphous silicon layer 6 formed at a deposition rate higher than that of the low defect-density amorphous silicon layer 5. The low defect-density amorphous silicon layer 5 in the amorphous silicon film 2 is grown closer to the insulating substrate 1, and the high deposition rate amorphous silicon layer 6 is grown closer to the gate insulating film 3.Type: GrantFiled: July 20, 2000Date of Patent: February 25, 2003Assignee: International Business Machines CorporationInventors: Takatoshi Tsujimura, Osamu Tokuhiro, Mitsuo Morooka, Takashi Miyamoto
-
Publication number: 20030036225Abstract: There is disclosed a method of fabricating TFTs using a silicon film crystallized with the aid of nickel. The nickel is removed from the crystallized silicon film. The method starts with maintaining nickel in contact with the surface of an amorphous silicon film. Then, a heat treatment is performed to form a crystalline silicon film. At this time, nickel promotes the crystallization greatly, and nickel diffuses into the film. A mask is formed. A silicon film heavily doped with phosphorus is formed. Thereafter, a heat treatment is performed to move the nickel from the crystalline silicon film into the phosphorus-rich silicon film. This reduces the concentration of nickel in the crystalline silicon film.Type: ApplicationFiled: January 19, 2001Publication date: February 20, 2003Inventors: Setsuo Nakajima, Hisashi Ohtani
-
Patent number: 6518102Abstract: A method for producing a thin-film transistor by using a crystalline silicon film that has been formed by using nickel as a metal element for accelerating crystallization of silicon. In forming source and drain regions, phosphorus as an element for gettering nickel is introduced therein by ion implantation. Nickel gettering is effected by annealing. For example, in the case of producing a P-channel thin-film transistor, both phosphorus and boron are used. Boron determines a conductivity type, and phosphorus is used as a gettering material.Type: GrantFiled: September 12, 1997Date of Patent: February 11, 2003Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Koichiro Tanaka, Hideto Ohnuma
-
Patent number: 6509216Abstract: A structure of memory device with thin film transistor is proposed. The structure of the memory device includes a substrate. The substrate has shallow trench isolation structures, a thin film transistor, a memory cell transistor, a memory peripheral transistor, and logic circuit transistor. The shallow trench isolation structures are located in the memory cell region, the logic circuit region, and also on the memory peripheral region to isolate the memory peripheral region from the memory cell region and the logic circuit region. The thin film transistor with a thin film substrate is located above the shallow trench isolation structure at the logic circuit region. A method for fabricating the memory device with thin film transistor is also proposed, where a thin film conductive layer is formed over the substrate at the logic circuit region to serve as the thin film transistor substrate.Type: GrantFiled: March 7, 2001Date of Patent: January 21, 2003Assignee: United Microelectronics Corp.Inventors: Sun-Chieh Chien, Chien-Li Kuo
-
Patent number: 6509211Abstract: A semiconductor device having an SOI structure capable of effectively preventing diffusion of an impurity from a source/drain region on an endmost portion of a silicon layer under a gate electrode is disclosed. In this semiconductor device, nitrogen is introduced into at least either a source/drain region or an end portion of a semiconductor layer located under a gate electrode, and the concentration profile of the nitrogen has a first concentration peak at least in either one of an endmost portion of the source/drain region in the direction where the gate electrode extends and an endmost portion of the semiconductor layer located under the gate electrode. Due to this concentration profile of nitrogen, point defects or the like serving as mediation for diffusion of an impurity are trapped, whereby diffusion of the impurity from the source/drain region is inhibited as a result. Thus, generation of an abnormal leakage current or the like is prevented.Type: GrantFiled: February 23, 2001Date of Patent: January 21, 2003Assignee: Mitsubishi Denki Kabushiki KaishaInventors: Yasuo Yamaguchi, Shigenobu Maeda, Iijong Kim
-
Patent number: 6509217Abstract: Process and device structures for constructing RFID tag and smart card and toy controller integrated circuit transceivers built inexpensively using flat panel display manufacturing machines on large plastic or glass or plastic laminated to glass substrates using thin film technologies at low temperatures and using chemicals and gases which will not attack or damage the substrate. Also disclosed are structures to eliminate the reliability problems caused by differential strain caused by different coefficients of thermal expansion.Type: GrantFiled: October 22, 1999Date of Patent: January 21, 2003Inventor: Damoder Reddy
-
Publication number: 20030008437Abstract: A separation layer is provided on a substrate, and a thin film device, such as TFT, is formed thereon. Separation accelerating ions such as hydrogen ions are implanted into the separation layer in the course of the process for forming the thin film device. After the formation of the thin film device, the thin film device is preferably joined to a transfer material through an adhesive layer, and irradiated with laser light from the substrate side. This causes separation in the separation layer by also using the action of the separation accelerating ions. The thin film device is separated from the substrate. This permits transfer of a desired thin film device to any substrate.Type: ApplicationFiled: September 6, 2002Publication date: January 9, 2003Applicant: Seiko Epson CorporationInventors: Satoshi Inoue, Tatsuya Shimoda
-
Patent number: 6500700Abstract: An object of the present invention is to provide a fabrication method of a liquid crystal display which can reduce the number of masks used in a photolithography process. According to this structure, a gate bus line and a storage capacitor wiring are formed using a first mask, and first metal films are formed on the whole surface including a sidewall insulating film. Then, etching is performed using a second mask until an active semiconductor layer in a TFT forming area on the gate bus line and in an element separation area between pixels exposes. Along with an electroplating of a metal film on the first metal films on a drain electrode, a third metal film thinner than the second metal film is formed on an active semiconductor between the drain electrode and a source electrode and to a pixel electrode except the element separation area between pixels.Type: GrantFiled: September 28, 2000Date of Patent: December 31, 2002Assignee: Fujitsu LimitedInventor: Satoru Kawai