Utilizing Integral Test Element Patents (Class 438/18)
-
Patent number: 9048201Abstract: The disclosure is directed to a semiconductor wafer, integrated circuit product, and method of making same, having multiple non-singulated chips separated by scribe lines, comprising a plurality of seal rings, each seal ring surrounding a corresponding chip and disposed between the corresponding chip and adjacent scribe lines. Well resistors are disposed below the seal rings and probe pads disposed in the scribe lines. In particular, at least one of the probe pads is coupled by at least one of the well resistors to at least one of the chips.Type: GrantFiled: June 23, 2011Date of Patent: June 2, 2015Assignee: Broadcom CorporationInventors: Frank Hui, Neal Kistler, Don Bautista
-
Publication number: 20150144940Abstract: A display panel includes first to third test lines connected to the each of data lines, extending in the second direction, and arranged in the first direction, a first test pad electrically connected to the first test line, the first test pad and the first test line being formed from a same layer, a second test pad electrically connected to the second test line through a contact hole formed through a first insulation layer, and disposed adjacent to the first test pad in the second direction, a third test pad electrically connected to the third test line and disposed adjacent to the first test pad in the first direction, the third test pad and the third test line being formed from a same layer.Type: ApplicationFiled: August 12, 2014Publication date: May 28, 2015Inventors: Ji-Yun HONG, Joon-Geol KIM, Jin-Won LEE, Ki-Won KIM
-
Patent number: 9043743Abstract: Methods, systems, and structures for detecting residual material on semiconductor wafers are provided. A method includes scanning a test structure including topographic features on a surface of a semiconductor wafer. The method further includes determining, based on the scanning, that the test structure includes an amount of a residual material of a sacrificial layer that exceeds a predetermined threshold.Type: GrantFiled: October 22, 2013Date of Patent: May 26, 2015Assignee: International Business Machines CorporationInventors: Jeffrey C. Maling, Anthony K. Stamper, Zeljka Topic-Beganovic
-
Publication number: 20150140697Abstract: A method for forming an integrated circuit having a test macro using a multiple patterning lithography process (MPLP) is provided. The method includes forming an active area of the test macro having a first and second gate region during a first step of MPLP, and forming a first and second source/drain regions in the active area during a second step of the MPLP. The method also includes forming a first contact connected to the first gate region, a second contact connected to the second gate region, a third contact connected to the first source/drain region, and a forth contact connected to the source/drain region and determining if an overlay shift occurred between the first step and the second step of the step of the MPLP by testing for a short between one or more of the first contact, the second contact, the third contact, or the fourth contact.Type: ApplicationFiled: January 28, 2015Publication date: May 21, 2015Inventors: Tenko Yamashita, Chun-Chen Yeh, Jin Cho, Hui Zang
-
Publication number: 20150140698Abstract: A method for forming an integrated circuit having a test macro using a multiple patterning lithography process (MPLP) is provided. The method includes forming an active area of the test macro having a first and second gate region during a first step of MPLP, and forming a first and second source/drain regions in the active area during a second step of the MPLP. The method also includes forming a first contact connected to the first gate region, a second contact connected to the second gate region, a third contact connected to the first source/drain region, and a forth contact connected to the source/drain region and determining if an overlay shift occurred between the first step and the second step of the step of the MPLP by testing for a short between one or more of the first contact, the second contact, the third contact, or the fourth contact.Type: ApplicationFiled: January 28, 2015Publication date: May 21, 2015Inventors: Tenko Yamashita, Chun-Chen Yeh, Jin Cho, Hui Zang
-
Patent number: 9034637Abstract: A detector device comprises a substrate (50), a source region (S) and a drain region (D), and a channel region (65) between the source and drain regions. A nanopore (54) passes through the channel region, and connects fluid chambers (56,58) on opposite sides of the substrate. A voltage bias is provided between the fluid chambers, the source and drain regions and a charge flow between the source and drain regions is sensed. The device uses a nanopore for the confinement of a sample under test (for example nucleotides) close to a sensor. The size of the sensor can be made similar to the spacing of adjacent nucleotides in a DNA strand. In this way, the disadvantages of PCR based techniques for DNA sequencing are avoided, and single nucleotide resolution can be attained.Type: GrantFiled: April 5, 2008Date of Patent: May 19, 2015Assignee: NXP, B.V.Inventors: Matthias Merz, Youri V. Ponomarev, Gilberto Curatola
-
Publication number: 20150123129Abstract: In a wafer level chip scale packaging technique for MEMS devices, a deep trench is etched on a scribe line area between two CMOS devices of a CMOS substrate at first. After bonding of the CMOS substrate with a MEMS substrate, the deep trench is opened by thin-down process so that CMOS substrate is singulated while MEMS substrate is not (partial singulation). Electrical test pad on MEMS substrate is exposed and protection material can be filled through the deep trench around bonding layers. After filling the protection material, the wafer is diced to form packaged individual chips with protection from environment outside bonding layer.Type: ApplicationFiled: November 5, 2013Publication date: May 7, 2015Applicant: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Yi-Chuan Teng, Jung-Huei Peng, Shang-Ying Tsai, Li-Min Hung, Yao-Te Huang, Chin-Yi Cho
-
Publication number: 20150115266Abstract: The embodiments described herein provide a die crack detector and method that use a conductive trace arranged to at least substantially extend around a perimeter of an integrated circuit die. A one-time programmable element, such as a fuse, is coupled in series with the conductive trace, and a package lead is electrically coupled to both the fuse and another operational element on the integrated circuit die. With the fuse intact the package lead can thus be used to determine a measurement of the conductivity of the conductive trace, with the measurement of conductivity indicative of the presence of a crack on the die. After such testing the fuse can be electrically opened, and the package lead used for normal operation of the device on the packaged die without the conductive trace interfering with this operation.Type: ApplicationFiled: October 28, 2013Publication date: April 30, 2015Applicant: Freescale Semiconductor, Inc.Inventors: Audel A. SANCHEZ, Michele L. MIERA, Robert A. PRYOR, Jose L. SUAREZ
-
Patent number: 9018628Abstract: A semiconductor device including: a base material portion that includes a semiconductor substrate and an insulating film that is formed on one face of the semiconductor substrate and on which a vertical hole is formed along the thickness direction of the semiconductor substrate; a vertical hole wiring portion that includes a vertical hole electrode formed on a side wall of the base material portion that forms the vertical hole; a metallic film that is formed within the insulating film and that is electrically connected to the vertical hole wiring portion; and a conductive protective film that is formed to be in contact with the metallic film within the insulating film and that is formed in a region that includes a contact region of a probe during a probe test that is performed in the middle of manufacture on a film face of the metallic film.Type: GrantFiled: April 21, 2014Date of Patent: April 28, 2015Assignee: Sony CorporationInventor: Masaya Nagata
-
Patent number: 9006739Abstract: A method of testing an integrated circuit (IC) chip and a related test structure are disclosed. A test structure includes a monitor chain proximate to at least one solder bump pad, the monitor chain including at least one metal via stack, each metal via stack extending from a lower metal layer in the IC chip to an upper metal layer in the IC chip, such that the monitor chain forms a continuous circuit proximate to the at least one solder bump pad, and where each metal via stack is positioned substantially under the solder bump. A method for testing to detect boundaries of safe effective modulus includes performing a stress test on an IC chip containing the test structure joined to a semiconductor package.Type: GrantFiled: April 17, 2012Date of Patent: April 14, 2015Assignee: International Business Machines CorporationInventors: James V. Crain, Jr., Mark C. H. Lamorey, Christopher D. Muzzy, Thomas M. Shaw, David B. Stone
-
Patent number: 9000785Abstract: A test structure may characterize the properties of a transistor including a DC test structure for testing DC properties of the transistor, and an AC test structure for testing AC properties of the transistor. The DC and AC test structures may have common test pads.Type: GrantFiled: July 25, 2012Date of Patent: April 7, 2015Assignee: STMicroelectronics SAInventors: Clement Charbuillet, Patrick Scheer
-
Patent number: 8993355Abstract: A semiconductor wafer structure includes a plurality of dies, a first scribe line extending along a first direction, a second scribe line extending along a second direction and intersecting the first scribe line, wherein the first and the second scribe lines have an intersection region. A test line is formed in the scribe line, wherein the test line crosses the intersection region. Test pads are formed in the test line and only outside a free region defined substantially in the intersection region.Type: GrantFiled: July 30, 2013Date of Patent: March 31, 2015Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Hao-Yi Tsai, Chia-Lun Tsai, Shang-Yun Hou, Shin-Puu Jeng, Shih-Hsun Hsu, Wei-Ti Hsu, Lin-Ko Feng, Chun-Jen Chen
-
Patent number: 8987843Abstract: A method and system to map density and temperature of a chip, in situ, is disclosed. The method includes measuring a propagation time that a mechanical propagation wave travels along at least one predefined path in a substrate. The method further includes calculating an average substrate density and temperature along the at least one predefined path as a function of the propagation time and distance. The method further includes determining a defect or unauthorized modification in the substrate based on the average substrate density being different than a baseline substrate density.Type: GrantFiled: November 6, 2012Date of Patent: March 24, 2015Assignee: International Business Machines CorporationInventors: Jerome L. Cann, David P. Vallett
-
Patent number: 8987014Abstract: A semiconductor wafer contains a plurality of semiconductor die. A plurality of interconnect bump pads is formed over the semiconductor die. A plurality of sacrificial bump pads is formed in proximity to and diagonally offset with respect to the interconnect bump pads. The sacrificial bump pads have a different diameter than the interconnect bump pads. A conductive link is formed between each interconnect bump pad and proximate sacrificial bump pad. The sacrificial bump pads, interconnect bump pads, and conductive link are formed concurrently or during bump formation. The wafer is electrically tested by contacting the sacrificial bump pads. The electrical test identifies known good die and defective die. The sacrificial bump pads and a portion of the conductive link are removed after wafer probing. Bumps are formed over the interconnect bump pads. The semiconductor wafer can be sold or transferred to a third party after wafer probing without bumps.Type: GrantFiled: May 15, 2009Date of Patent: March 24, 2015Assignee: STATS ChipPAC, Ltd.Inventor: Rajendra D. Pendse
-
Patent number: 8987009Abstract: A method for tracking an interposer die of a stacked silicon interconnect technology (SSIT) product includes forming a plurality of dummy components on the interposer die, and modifying one or more of the plurality of dummy components on the interposer die to form a unique identifier for the interposer die. An apparatus for a stacked silicon interconnect technology (SSIT) product includes an interposer die, and a plurality of dummy components at the interposer die. One or more of the plurality of dummy components is modifiable to form a unique identifier for the interposer die.Type: GrantFiled: January 15, 2013Date of Patent: March 24, 2015Assignee: Xilinx, Inc.Inventors: Cinti X. Chen, Myongseob Kim, Xiao-Yu Li, Mohsen H. Mardi
-
Patent number: 8980655Abstract: A test apparatus includes a foreign matter removal unit having a first slope provided with an abrasive coating or an adhesive sheet and a second slope provided with an abrasive coating or an adhesive sheet, the second slope facing the first slope in such a manner that an upper end of the second slope is spaced from an upper end of the first slope a greater distance than a lower end of the second slope is spaced from a lower end of the first slope, a test unit for testing electrical characteristics of a semiconductor chip, and a transfer unit for holding and releasing the semiconductor chip at a position above the first and second slopes and transferring the semiconductor chip to the test unit.Type: GrantFiled: April 18, 2014Date of Patent: March 17, 2015Assignee: Mitsubishi Electric CorporationInventors: Akira Okada, Takaya Noguchi, Norihiro Takesako, Kinya Yamashita, Hajime Akiyama
-
Patent number: 8975095Abstract: A technique is provided for base recognition in an integrated device is provided. A target molecule is driven into a nanopore of the integrated device. The integrated device includes a nanowire separated into a left nanowire part and a right nanowire part to form a nanogap in between, a source pad connected to the right nanowire part, a drain pad connected to the left nanowire part, and the nanopore. The source pad, the drain pad, the right nanowire part, the left nanowire part, and the nanogap together form a transistor. The nanogap is part of the nanopore. A transistor current is measured while a single base of the target molecule is in the nanogap of the nanopore, and the single base affects the transistor current. An identity of the single base is determined according to a change in the transistor current.Type: GrantFiled: May 29, 2013Date of Patent: March 10, 2015Assignee: International Business Machines CorporationInventors: Shu-Jen Han, Ajay K. Royyuru, Gustavo A. Stolovitzky, Deqiang Wang
-
Patent number: 8977210Abstract: A radio-frequency circuit has a signal processing unit for processing a symmetrical input signal, two signal inputs for receiving the symmetrical input signal, a connection which is used as a ground point for the symmetrical signal, and a line which connects the signal inputs and has a length which essentially corresponds to an odd-numbered multiple of half the wavelength of the input signal. A method for testing a radio-frequency circuit having a signal processing unit for processing a symmetrical input signal is additionally provided.Type: GrantFiled: March 1, 2007Date of Patent: March 10, 2015Assignee: Infineon Technologies AGInventor: Johann Peter Forstner
-
Publication number: 20150060854Abstract: A semiconductor device includes a main region suitable for performing a first test operation and a second test operation respectively based on a first test signal and a second test signal in a test mode, a first test region electrically connected to the main region and suitable for generating and transferring the first test signal to the main region in the test mode, and a second test region electrically connected to the main region or the first test region with a scribe lane disposed therebetween and suitable for generating and transferring the second test signal to the main region in the test mode.Type: ApplicationFiled: December 15, 2013Publication date: March 5, 2015Applicant: SK hynix Inc.Inventors: Sang-Hoon SHIN, Sang-Jin BYEON
-
Patent number: 8969870Abstract: A pattern for use in the manufacture of semiconductor devices is provided which, according to an example embodiment, may comprise at least one second field region comprising a main array of dies, each having a height of Y1 and a width of X1, and the main array having a height of Y3. The pattern according to the example embodiment may further include at least one first field region comprising a monitoring region having a height of Y2 and a width of X2 and an auxiliary die region having a height of Y2 and comprising an auxiliary array of dies. The dimensions of the various regions may be proportional to one another, such that X2=n1×X1+adjustment1, Y2=n3×Y1+adjustment3, and Y3=n4×Y2+adjustment4, n1, n3, and n4 being integers.Type: GrantFiled: May 3, 2013Date of Patent: March 3, 2015Assignee: Macronix International Co., Ltd.Inventors: Chen-Yuan Lin, Ching-Lin Chan, Cheng-Chi Lin, Shih-Chin Lien
-
Patent number: 8962354Abstract: Methods of forming layers can comprise defining a plurality of discrete site-isolated regions (SIRs) on a substrate, forming a first layer on one of the discrete SIRs, forming a second layer on the first layer, measuring a lattice parameter or an electrical property of the second layer, The process parameters for the formation of the first layer are varied in a combinatorial manner between different discrete SIRs to explore the possible layers that can result in suitable lattice matching for second layer of a desired crystalline structure.Type: GrantFiled: September 19, 2014Date of Patent: February 24, 2015Assignee: Intermolecular, Inc.Inventors: Monica Mathur, Michael Miller, Prashant B. Phatak
-
Publication number: 20150048352Abstract: A wafer for forming an imaging element has a test pattern and a plurality of imaging element units. The wafer has an imaging region which includes a great number of photoelectric conversion pixels, an imaging element units and a test pattern. The test pattern includes a testing organic photoelectric conversion film and a testing counter electrode having the same configuration and formed at the same time as the organic photoelectric conversion film and a counter electrode, respectively of the photoelectric conversion pixels. A first testing terminal is electrically connected to the undersurface side of the testing organic photoelectric conversion film, and a second testing terminal is electrically connected to the testing counter electrode. A protective film is formed over the entire semiconductor wafer so as to cover the imaging region and the test pattern, and is then partially removed so that a part of each testing terminal is exposed.Type: ApplicationFiled: September 25, 2014Publication date: February 19, 2015Applicant: FUJIFILM CORPORATIONInventor: Takahiko ICHIKI
-
Patent number: 8956889Abstract: In a method of testing a plurality of through silicon vias (TSVs) chained together by interconnect on a substrate, a test signal is applied to a first test pad among a plurality of test pads, and a return signal is measured at a second test pad among the plurality of test pads. At least one test pad of the plurality of test pads is grounded to the substrate. The remaining test pads of the plurality of test pads are either connected to the plurality of chained TSVs or are grounded.Type: GrantFiled: March 13, 2013Date of Patent: February 17, 2015Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Hung-Chih Lin, Mill-Jer Wang, Ching-Nen Peng, Hao Chen
-
Publication number: 20150041809Abstract: A method including forming a first test structure and a second test structure in electrical contact with an inner buried plate and an outer buried plate, respectively, where the first and second test structures each comprise a deep trench filled with a conductive material, and measuring the voltage of the inner buried plate and the outer buried plate immediately after the formation of a deep trench isolation structure, where the inner buried plate and the outer buried plate are positioned on opposite sides of the deep trench isolation structure.Type: ApplicationFiled: October 24, 2014Publication date: February 12, 2015Inventors: Norbert Arnold, Jin Liu, Brian W. Messenger, Oliver D. Patterson
-
Publication number: 20150044789Abstract: A method of manufacturing an array substrate 20 according to the present invention includes a line forming step, and line forming step includes following performances. A plurality of source lines 27 are formed on a glass substrate GS so as to extend from a first region A1 on the glass substrate GS to a second region A2 that is adjacent to the first region on an outer side thereof. A plurality of source driver side check lines 45A are formed on the glass substrate GS so as to extend from the second region A2 to a third region that is adjacent to the first region A1 on an outer side thereof and adjacent to the second region A2. A plurality of first line connection portions 49 are formed in the second region A2 and the first line connection portions 49 connect the source lines 27 and the first source driver side check lines 45A. A capacity stem line 43 and a common line 44 are formed to extend from the first region A1 to the third region A3.Type: ApplicationFiled: July 12, 2012Publication date: February 12, 2015Applicant: SHARP KABUSHIKI KAISHAInventors: Takaharu Yamada, Ryohki Itoh, Masahiro Yoshida, Hidetoshi Nakagawa, Takuya Ohishi, Masahiro Matsuda, Kazutoshi Kida
-
Patent number: 8951814Abstract: A device and method for providing access to a signal of a flip chip semiconductor die. A hole is bored into a semiconductor die to a test probe point. The hole is backfilled with a conductive material, electrically coupling the test probe point to a signal redistribution layer. A conductive bump of the signal redistribution layer is electrically coupled to a conductive contact of a package substrate. An external access point of the package substrate is electrically coupled to the conductive contact, such that signals of the flip chip semiconductor die are accessible for measurement at the external access point.Type: GrantFiled: January 22, 2013Date of Patent: February 10, 2015Assignee: NVIDIA CorporationInventors: Brian S. Schieck, Howard Lee Marks
-
Patent number: 8952716Abstract: A method of detecting a defect of a semiconductor device includes forming test patterns and unit cell patterns in a test region a cell array region of a substrate, respectively, obtaining reference data with respect to the test patterns by irradiating an electron beam into the test region, obtaining cell data by irradiating the electron beam into the cell array region, and detecting defects of the unit cell patterns by comparing the obtained cell data with the obtained reference data.Type: GrantFiled: March 9, 2012Date of Patent: February 10, 2015Assignee: Samsung Electronics Co., Ltd.Inventors: Yong Min Cho, Dong-Ryul Lee
-
Patent number: 8945956Abstract: Test dies having metrology test structures and methods of manufacture are disclosed. The method includes forming one or more metrology test structures in a test die that are identical to one or more structures formed in an adjacent product chip.Type: GrantFiled: October 11, 2012Date of Patent: February 3, 2015Assignee: International Business Machines CorporationInventor: Anthony K. Stamper
-
Patent number: 8940554Abstract: A method for creating an extremely thin semiconductor-on-insulator (ETSOI) layer having a uniform thickness includes: measuring a thickness of a semiconductor-on-insulator (SOI) layer at a plurality of locations; determining a removal thickness at each of the plurality of locations; and implanting ions at the plurality of locations. The implanting is dynamically based on the removal thickness at each of the plurality of locations. The method further includes oxidizing the SOI layer to form an oxide layer, and removing the oxide layer.Type: GrantFiled: January 27, 2012Date of Patent: January 27, 2015Assignee: International Business Machines CorporationInventors: Nathaniel C. Berliner, Kangguo Cheng, Toshiharu Furukawa, Douglas C. La Tulipe, Jr., William R. Tonti
-
Patent number: 8937009Abstract: Disclosed are a method for metallization during semiconductor wafer processing and the resulting structures. In this method, a passivation layer is patterned with first openings aligned above and extending vertically to metal structures below. A mask layer is formed and patterned with second openings aligned above the first openings, thereby forming two-tier openings extending vertically through the mask layer and passivation layer to the metal structures below. An electrodeposition process forms, in the two-tier openings, both under-bump pad(s) and additional metal feature(s), which are different from the under-bump pad(s) (e.g., a wirebond pad; a final vertical section of a crackstop structure; and/or a probe pad). Each under-bump pad and additional metal feature initially comprises copper with metal cap layers thereon.Type: GrantFiled: April 25, 2013Date of Patent: January 20, 2015Assignee: International Business Machines CorporationInventors: Timothy H. Daubenspeck, Jeffrey P. Gambino, Karen P. McLaughlin, Ekta Misra, Christopher D. Muzzy, Eric D. Perfecto, Wolfgang Sauter
-
Patent number: 8932884Abstract: Structures and methods are disclosed for evaluating the effect of a process environment variation. A structure and related method are disclosed including a plurality of electrical structures arranged in a non-collinear fashion for determining a magnitude and direction of a process environment variation in the vicinity of the plurality of electrical structures. The plurality of structures may include a first polarity FET coupled to a second polarity FET, each of the first polarity FET and the second polarity FET are coupled to a first pad and a second pad such that the structure allows independent measurement of the first polarity FET and the second polarity FET using only the first and second pads. Alternatively, the electrical structures may include resistors, diodes or ring oscillators. Appropriate measurements of each electrical structure allow a gradient field including a magnitude and direction of the effect of a process environment variation to be determined.Type: GrantFiled: August 27, 2010Date of Patent: January 13, 2015Assignee: International Business Machines CorporationInventors: Brent A. Anderson, Edward J. Nowak, Noah D. Zamdmer
-
Patent number: 8921855Abstract: It is disclosed that, as an embodiment, a test circuit includes a test signal supply unit configured to supply a test signal via a signal line to signal receiving units provided in a plurality of columns, wherein the test signal supply unit is a voltage buffer or a current buffer, and the test circuit has a plurality of test signal supply units and a plurality of signal lines, and wherein at least one test signal supply unit is electrically connected to one signal line different from a signal line to which another test signal supply unit is electrically connected.Type: GrantFiled: March 2, 2012Date of Patent: December 30, 2014Assignee: Canon Kabushiki KaishaInventors: Akira Okita, Masaaki Iwane, Yu Arishima, Masaaki Minowa
-
Patent number: 8921139Abstract: A manufacturing method of an organic light emitting diode (OLED) display includes manufacturing a mother substrate including a plurality of panels formed with a plurality of anodes for each pixel and a test pad connected to each anode of the panel. The method further includes loading the mother substrate into a plasma chamber and applying a plasma voltage to the test pad of the mother substrate to perform a plasma surface treatment process. The test pad is applied with a different plasma voltage for each pixel.Type: GrantFiled: August 20, 2013Date of Patent: December 30, 2014Assignee: Samsung Display Co., Ltd.Inventor: Jae-Young Lee
-
Patent number: 8921176Abstract: A semiconductor fabrication method includes forming a gate dielectric stack on a semiconductor substrate and annealing the gate dielectric stack. Forming the stack may include depositing a first layer of a metal-oxide dielectric on the substrate, forming a refractory metal silicon nitride on the first layer, and depositing a second layer of the metal-oxide dielectric on the refractory metal silicon nitride. Depositing the first layer may include depositing a metal-oxide dielectric, such as HfO2, using atomic layer deposition. Forming the refractory metal silicon nitride film may include forming a film of tantalum silicon nitride using a physical vapor deposition process. Annealing the gate dielectric stack may include annealing the gate dielectric stack in an oxygen-bearing ambient at approximately 750 C for 10 minutes or less. In one embodiment, annealing the dielectric stack includes annealing the dielectric stack for approximately 60 seconds at a temperature of approximately 500 C.Type: GrantFiled: June 11, 2012Date of Patent: December 30, 2014Assignee: Freescale Semiconductor, Inc.Inventor: Rama I. Hegde
-
Publication number: 20140368227Abstract: A test circuit within a semiconductor wafer that measures a cut-off frequency for a transistor device under test may include a radio frequency source, located within a region of the wafer, that generates a radio frequency signal. A biasing circuit, also located within the region, may provide a current bias setting to the transistor device under test. The biasing circuit receives the radio frequency signal and applies a buffered radio frequency signal to the transistor device under test. The biasing circuit generates a buffered output signal based on the transistor device under test generating a first output signal in response to receiving the applied buffered radio frequency signal. An rf power detector, within the region, receives the first output signal and the radio frequency signal, and generates an output voltage signal, wherein the cut-off frequency of the transistor device under test is determined from the generated output voltage signal.Type: ApplicationFiled: June 18, 2013Publication date: December 18, 2014Inventors: John J. Benoit, Panglijen Candra, Peng Cheng, Blaine Jeffrey Gross, Vibhor Jain, John R. Long
-
Publication number: 20140367684Abstract: Aspects of the present invention relate to methods of testing an integrated circuit of a wafer and testing structures for integrated circuits. The methods include depositing a sacrificial material over a first conductor material of the integrated circuit, and contacting a test probe to the deposited sacrificial material. The methods can also include testing the integrated circuit using the test probe contacting the sacrificial material. Finally, the methods can include removing the sacrificial material over the first conductor material of the integrated circuit subsequent to the testing of the integrated circuit.Type: ApplicationFiled: June 12, 2013Publication date: December 18, 2014Inventors: Michael T. Coster, Mark A. DiRocco, Jeffrey P. Gambino, Kirk D. Peterson
-
Publication number: 20140361298Abstract: Disclosed is a novel system and method to form local interconnects in a continuity test structure. The method begins with a first set of transistor gate lines and a second set of transistor gate lines are formed. Next, a first group of two or more local interconnect lines landing on transistor gates and formed substantially perpendicular to the first set of transistor gate lines and electrically coupled therewith is formed using a first lithography pass. A second group of two or more local interconnect lines landing and formed substantially perpendicular to the second set of transistor gate lines and electrically coupled therewith is formed during second lithography pass. For some technologies, a third set of transistor gate lines is formed along with a third group using a third lithography pass.Type: ApplicationFiled: June 7, 2013Publication date: December 11, 2014Inventors: Hyun-Jin CHO, Tenko YAMASHITA, Chun-chen YEH, Hui ZANG
-
Patent number: 8890143Abstract: A method for fabricating an integrated circuit (IC) product and IC product formed thereby. The method includes designing an IC package having a plurality of IC connection sets, each configured to be connected to a corresponding IC selected from among a plurality of ICs, each having different functionality. Various IC products can be produced depending upon which selected IC is connected to its corresponding connection set, and the IC package can be cut during design to exclude IC connection sets corresponding to ICs that are not selected. By testing the complete IC package, a portion of the complete IC package can be fabricated, cut from the complete IC package, with significantly reduced design and testing requirements.Type: GrantFiled: September 22, 2010Date of Patent: November 18, 2014Assignee: QUALCOMM IncorporatedInventors: Ryan D. Lane, Ruey Kae Zang
-
Publication number: 20140332812Abstract: A wafer is provided. The wafer includes at least one field. The field includes at least one chip, and at least one test chip that generates power using a wireless signal, that provides power to the chip, that tests performance of the chip, and that corrects performance of the chip according to a test result.Type: ApplicationFiled: February 25, 2014Publication date: November 13, 2014Applicant: Electronics and Telecommunications Research InstituteInventors: Tae Young Kang, Byounggun Choi, Kyung Hwan Park
-
Publication number: 20140332973Abstract: A through-silicon via (TSV) capacitive test structure and method of determining TSV depth based on capacitance is disclosed. The TSV capacitive test structure is formed from a plurality of TSV bars that are evenly spaced. A first group of bars are electrically connected to form a first capacitor node, and a second group of bars is electrically connected to form a second capacitor node. The capacitance is measured, and a TSV depth is computed, prior to backside thinning. The computed TSV depth may then be fed to downstream grinding and/or polishing tools to control the backside thinning process such that the semiconductor wafer is thinned such that the backside is flush with the TSV.Type: ApplicationFiled: May 8, 2013Publication date: November 13, 2014Applicant: International Business Machines CorporationInventors: Hanyi Ding, J. Edwin Hostetter, JR., Ping-Chuan Wang, Kimball M. Watson
-
Publication number: 20140332952Abstract: A semiconductor structure comprising a substrate, a dielectric layer, a conductor post, a first conductive layer structure and a second conductive layer structure is provided. The substrate comprises an opening structure. The dielectric layer is disposed on a sidewall of the opening structure. The conductor structure is disposed in the opening structure and covers the dielectric layer. The first and second conductive layer structures are electrically connected to the conductor post. A voltage difference is existed between the first and second conductive layer structures, such that a current is passing through the first conductive layer structure, the opening structure and second conductive layer structure. A resistance values is related to the voltage difference and the current. A dimension of the opening structure is 10 times greater than a dimension of the first and second conductive layer structures.Type: ApplicationFiled: May 9, 2013Publication date: November 13, 2014Applicant: UNITED MICROELECTRONICS CORP.Inventors: Chien-Li Kuo, Yung-Chang Lin, Chun-Ting Yeh, Kuei-Sheng Wu
-
Patent number: 8883523Abstract: A method for detecting a patter offset amount of exposed regions comprises forming at least one pair of conductive detecting marks with a predetermined position relationship by a patterning process including two exposing processes; detecting an electrical characteristic of the at least one pair conductive detecting marks, if the detected electrical characteristic does not meet a predetermined position relationship, it is determined that the pattern offset amount of the exposed regions in two exposure steps is not qualified; and if the detected electrical characteristic meets the predetermined position relationship, it is determined that the pattern offset amount of the exposed regions in two exposure steps is qualified.Type: GrantFiled: May 13, 2011Date of Patent: November 11, 2014Assignee: Beijing Boe Optoelectronics Technology Co., Ltd.Inventors: Jian Guo, Weifeng Zhou, Xing Ming
-
Patent number: 8883521Abstract: A control method of a multi-chip package memory device includes the steps of applying stack signals to stack pads of memory dies, applying a repair signal to repair pads of the respective memory dies, setting one or more repaired memory dies for replacing a failed memory die among the memory dies, based on the repair signal applied to the respective memory dies, and setting stack states indicating a logical access order of the other memory dies excluding the repaired memory die, based on the stack signals applied to the other memory dies.Type: GrantFiled: December 11, 2012Date of Patent: November 11, 2014Assignee: SK Hynix Inc.Inventor: Bo Kyeom Kim
-
Patent number: 8884630Abstract: A system for monitoring a connection to an active pin of an integrated circuit (IC) die, includes an input/output (I/O) cell of an IC die, where the I/O cell is bonded to a bonding pad on a ball grid array (BGA) substrate. The system includes a test point on a printed circuit board (PCB) coupled to the bonding pad which forms an electrical/conductive pathway between the test point and the I/O cell. The system includes a clock waveform injected through a resistor into the test point.Type: GrantFiled: July 24, 2009Date of Patent: November 11, 2014Assignee: Hewlett-Packard Development Company, L.P.Inventors: Adnan A. Siddiquie, Fangyong Dai
-
Publication number: 20140327004Abstract: A lead frame strip includes a plurality of connected unit lead frames. Each unit lead frame has a die paddle for attaching to a semiconductor die, a tie bar connecting the die paddle to a periphery of the unit lead frame, and a plurality of leads projecting from the periphery toward the die paddle. The lead frame strip further includes a support member patterned into or connected to the periphery of each unit lead frame at a proximal end and bent into a different plane than the leads so that a distal end of each support member is disposed above or below the leads and projects toward the die paddles. The distal end of the support members can be anchored in a mold compound encapsulating electronic components attached to the die paddles, to maintain structural integrity during lead frame strip testing prior to unit lead frame separation.Type: ApplicationFiled: May 3, 2013Publication date: November 6, 2014Inventor: Carlo Baterna Marbella
-
Publication number: 20140329345Abstract: A manufacturing method of an organic light emitting diode (OLED) display includes manufacturing a mother substrate including a plurality of panels formed with a plurality of anodes for each pixel and a test pad connected to each anode of the panel. The method further includes loading the mother substrate into a plasma chamber and applying a plasma voltage to the test pad of the mother substrate to perform a plasma surface treatment process. The test pad is applied with a different plasma voltage for each pixel.Type: ApplicationFiled: August 20, 2013Publication date: November 6, 2014Applicant: Samsung Display Co., Ltd.Inventor: Jae-Young LEE
-
Patent number: 8877525Abstract: Mechanisms are provided for chip (e.g., semiconductor chip) identification (e.g., low cost secure identification). In one example, a method of manufacturing for implementing integrated chip identification is provided. In another example, a method of using a chip with an integrated identification is provided.Type: GrantFiled: July 25, 2013Date of Patent: November 4, 2014Assignee: International Business Machines CorporationInventors: Effendi Leobandung, Dirk Pfeiffer
-
Patent number: 8878559Abstract: An IC current measuring apparatus is provided between an IC and a substrate. The IC current measuring apparatus electrically connects each of a plurality of IC-facing terminals and a different one of a plurality of substrate-facing terminals. Especially, resistances are each inserted into a path between an IC terminal targeted for measurement and a substrate terminal corresponding thereto. Furthermore, the IC current measuring apparatus is provided with terminals each used to measure a voltage between both ends of an inserted resistance corresponding thereto. Accordingly, a measurer who measures current flowing through an IC-facing terminal can measure the current flowing through the IC-facing terminal by providing the IC current measuring apparatus between the IC targeted for measurement and the substrate and measuring a voltage between both ends of an inserted resistance corresponding to the IC terminal through which current he/she wishes to measure flows.Type: GrantFiled: April 19, 2011Date of Patent: November 4, 2014Assignee: Panasonic CorporationInventors: Takeshi Nakayama, Yoshiyuki Saito, Masahiro Ishii, Kouichi Ishino, Yukihiro Ishimaru
-
Publication number: 20140319471Abstract: An organic light-emitting display apparatus in which electrical communication between an opposing electrode and an electrode power supply line can be more easily checked without adding an additional process in a manufacturing process, and a method of manufacturing the organic light-emitting display apparatus, is provided. The organic light-emitting display apparatus includes thin film transistors and pixel electrodes electrically connected to the thin film transistors in an active area of a substrate, an opposing electrode in the active area and a dead area of the substrate, an electrode power supply line in the dead area of the substrate and having a surface contacting the opposing electrode and configured to supply power to the opposing electrode, and a test line in the dead area of the substrate separated from the electrode power supply line and contacting the opposing electrode.Type: ApplicationFiled: September 3, 2013Publication date: October 30, 2014Applicant: Samsung Display Co., Ltd.Inventors: Jeong-Hwan Kim, Jong-Hyun Park, Seong-Kweon Heo, Kyung-Hoon Park
-
Patent number: 8872322Abstract: Disclosed is a stacked chip module and associated method with integrated circuit (IC) chips having integratable built-in self-maintenance blocks. The module comprises a stack of chips and each chip comprises a self-maintenance block with first and second controllers. The first controller controls wafer-level and module-level servicing (e.g., self-testing or self-repairing) of an on-chip functional block. The second controller provides an interface between an off-chip tester and the first controller during wafer-level servicing. Each chip further comprises a plurality of interconnect structures (e.g., multiplexers and through-substrate-vias) that integrate the self-maintenance blocks of adjacent chips in the stack so that, during module-level servicing, a single second controller on a single one of the chips in the stack (e.g., the bottom chip) provides the only interface between the off-chip tester and all of the first controllers.Type: GrantFiled: October 22, 2012Date of Patent: October 28, 2014Assignee: International Business Machines CorporationInventors: Kevin W. Gorman, Derek H. Leu, Krishnendu Mondal, Saravanan Sethuraman