Utilizing Integral Test Element Patents (Class 438/18)
-
Publication number: 20140312330Abstract: A system for inspecting at least a portion of a display panel having thin film transistors (TFTs) and light emitting devicxes (OLEDs), during or immediately following fabrication, so that adjustments can be made to the fabrication procedures to avoid defects and non-uniformities. The system provides bonding pads connected to signal lines on at least portions of the display panel, and probe pads along selected edges of the display panel. The probe pads are coupled to the bonding pads through a plurality of multiplexers so that the number of probe pads is smaller than the number of bonding pads.Type: ApplicationFiled: April 21, 2014Publication date: October 23, 2014Applicant: Ignis Innovation Inc.Inventors: Gholamreza Chaji, Stefan Alexander
-
Patent number: 8865484Abstract: Methods of forming layers can comprise defining a plurality of discrete site-isolated regions (SIRs) on a substrate, forming a first layer on one of the discrete SIRs, forming a second layer on the first layer, measuring a lattice parameter or an electrical property of the second layer, The process parameters for the formation of the first layer are varied in a combinatorial manner between different discrete SIRs to explore the possible layers that can result in suitable lattice matching for second layer of a desired crystalline structure.Type: GrantFiled: December 26, 2012Date of Patent: October 21, 2014Assignee: Intermolecular, Inc.Inventors: Monica Mathur, Michael Miller, Prashant B. Phatak
-
Patent number: 8859302Abstract: A semiconductor device including a charge storage element present in a buried dielectric layer of the substrate on which the semiconductor device is formed. Charge injection may be used to introduce charge to the charge storage element of the buried dielectric layer that is present within the substrate. The charge that is injected to the charge storage element may be used to adjust the threshold voltage (Vt) of each of the semiconductor devices within an array of semiconductor devices that are present on the substrate.Type: GrantFiled: February 28, 2011Date of Patent: October 14, 2014Assignee: International Business Machines CorporationInventors: Ali Khakifirooz, Jin Cai, Kangguo Cheng, Robert H. Dennard, Tak H. Ning
-
Patent number: 8860035Abstract: Disclosed is an organic light emitting diode display including: a substrate including a display area configured to display an image and a peripheral area surrounding the display area; a plurality of pad wires at the peripheral area of the substrate; and an inspection wire having a zigzag form on the plurality of pad wires.Type: GrantFiled: April 19, 2013Date of Patent: October 14, 2014Assignee: Samsung Display Co., Ltd.Inventors: Han-Sung Bae, Won-Kyu Kwak
-
Publication number: 20140299911Abstract: A method for producing a packaged component is disclosed. In one embodiment, a lead frame composite has first lead frame parts, second lead frame parts and test contacts, electrically connecting via first electrical connections the first lead frame parts to the other first lead frame parts. A potting body is formed on the lead frame composite thereby mechanically connecting the first lead frame parts to the second lead frame parts and encapsulating the first electrical connections. First semiconductor components are placed on the first lead frame parts after forming the potting body. The first semiconductor components are electrically connected to the second lead frame parts via second electrical connections. The first semiconductor components are electrically tested at the test contacts prior to singulating the lead frame composite and the potting body. The lead frame composite and the potting body are singulated thereby forming the packaged semiconductor components.Type: ApplicationFiled: December 13, 2012Publication date: October 9, 2014Inventor: Michael Zitzlsperger
-
Patent number: 8853847Abstract: Disclosed is a stacked chip module incorporating a stack of integrated circuit (IC) chips having integratable and automatically reconfigurable built-in self-maintenance blocks (i.e., built-in self-test (BIST) circuits or built-in self-repair (BISR) circuits). Integration of the built-in self-maintenance blocks between the IC chips in the stack allows for servicing (e.g., self-testing or self-repairing) of functional blocks at the module-level. Automatic reconfiguration of the built-in self-maintenance blocks further allows for functional blocks on any of the IC chips in the stack to be serviced at the module-level even when one or more controllers associated with a given built-in self-maintenance block on a given IC chip has been determined to be defective (e.g., during previous wafer-level servicing). Also disclosed is a method of manufacturing and servicing such a stacked chip module.Type: GrantFiled: October 22, 2012Date of Patent: October 7, 2014Assignee: International Business Machines CorporationInventors: Kevin W. Gorman, Krishnendu Mondal, Saravanan Sethuraman
-
Publication number: 20140295584Abstract: A method of delayering a surface of a semiconductor structure may include applying a voltage in the range of about 50 eV to less than 300 eV to an inductively coupled Argon ion source operating at a radio frequency. A collimated ion beam incident on the surface of the semiconductor structure may be generated, from the Argon ion source, for the planar removal of layers of the surface. A structural material underlying the surface of the semiconductor structure is exposed using an end-point detector based on the planar removal of the layers.Type: ApplicationFiled: March 27, 2013Publication date: October 2, 2014Applicant: International Business Machines CorporationInventor: Terence L. Kane
-
Patent number: 8846417Abstract: An optoelectronic device including at least one of a solar device, a semiconductor device, and an electronic device. The device includes a semiconductor unit. A plurality of metal fingers is disposed on a surface of the semiconductor unit for electrical conduction. Each of the metal fingers includes a pad area for forming an electrical contact. The optoelectronic device includes a plurality of pad areas that is available for connection to a bus bar, wherein each of the metal fingers is connected to a corresponding pad area for forming an electrical contact.Type: GrantFiled: August 31, 2011Date of Patent: September 30, 2014Assignee: Alta Devices, Inc.Inventor: Andreas Hegedus
-
Patent number: 8847221Abstract: A stacked semiconductor device includes: an internal circuit; a through electrode provided to penetrate through a semiconductor substrate; a test wiring to which a predetermined potential different from a substrate potential is supplied at a time of a test; a first switch arranged between the through electrode and the internal circuit; a second switch arranged between the through electrode and the test wiring; and a control circuit that exclusively turns on the first and the second switches. Thereby, it becomes possible to perform an insulation test in a state that the through electrode and the internal circuit are cut off. Thus, even when a slight short-circuit that does not lead to a current defect occurs, the short circuit can be detected.Type: GrantFiled: October 11, 2007Date of Patent: September 30, 2014Assignee: PS4 Luxco S.A.R.L.Inventor: Kayoko Shibata
-
Publication number: 20140264335Abstract: A package substrate is provided, including a board body having a wiring region and a testing region defined thereon, conductive pads embedded in the wiring region, and a plurality of testing pads disposed in the testing region and electrically connected to the conductive pads, wherein the top surface area of each of the testing pads is greater than the top surface area of each of the conductive pads in order to facilitate a precise alignment of a probe with a corresponding one of the testing pads and prevent the probe from being blocked by the board body when in electrically testing an embedded circuit.Type: ApplicationFiled: March 18, 2013Publication date: September 18, 2014Applicant: UNIMICRON TECHNOLOGY CORPORATIONInventors: Dyi-Chung Hu, Tsung-Si Wang, Jui-Yang Ma
-
Patent number: 8835194Abstract: A method of testing a semiconductor substrate having through substrate vias for current leakage which includes: forming a current leakage measurement structure that includes substrate contacts, sensing circuits to sense current leakage from the through substrate vias, the sensing circuits connected to the through substrate vias and to the substrate contacts so that there is a one-to-one correspondence of a substrate contact and sensing circuit to each through substrate via, and a built-in self test (BIST) engine to sense one of the through substrate vias for current leakage. A reference current is applied to the sensing circuits to set a current leakage threshold for the through substrate vias. A through substrate via is selected for sensing for current leakage. The sensing circuit senses the selected through substrate via to determine whether there is current leakage from the selected through substrate via.Type: GrantFiled: November 13, 2013Date of Patent: September 16, 2014Assignee: International Business Machines CorporationInventors: Bhavana Bhoovaraghan, Mukta G. Farooq, Emily R. Kinser, Sudesh Saroop
-
Patent number: 8835922Abstract: A method of manufacturing a semiconductor device and a semiconductor device package are disclosed. A method of manufacturing a semiconductor device comprises the steps of testing the semiconductor device using at least a first monitoring pad connected to an internal circuit of the semiconductor device via at least a first fuse circuit; after testing the semiconductor device, electrically disconnecting the first monitoring pad from the internal circuit by opening the first fuse circuit; and after testing of the semiconductor device, electrically connecting at least a first auxiliary pad to the first monitoring pad with at least a first connecting terminal, wherein the first auxiliary pad is connected, through at least a first conductive line, to at least a first power pad of the semiconductor device.Type: GrantFiled: August 3, 2012Date of Patent: September 16, 2014Assignee: Samsung Electronics Co., Ltd.Inventor: Byung-Chul Kim
-
Patent number: 8829933Abstract: Various embodiments of a semiconductor apparatus and related methods are disclosed. In one exemplary embodiment, a semiconductor apparatus may include a chip, scribe lanes disposed around the chip, and a probe test logic circuit for conducting a probe test on the chip. The probe test logic circuit is disposed on a portion of the scribe lanes.Type: GrantFiled: July 14, 2010Date of Patent: September 9, 2014Assignee: SK Hynix Inc.Inventors: Tae Sik Yun, Jong Chern Lee
-
Patent number: 8828746Abstract: A silicon device includes an active silicon layer, a buried oxide (BOX) layer beneath the active silicon layer and a high-resistivity silicon layer beneath the BOX layer. The device also includes a harmonic suppression layer at a boundary of the BOX layer and the high-resistivity silicon layer.Type: GrantFiled: November 14, 2012Date of Patent: September 9, 2014Assignee: International Business Machines CorporationInventors: Alan B. Botula, Mark D. Jaffe, Alvin J. Joseph, Richard A. Phelps, James Slinkman, Randy L. Wolf
-
Patent number: 8816715Abstract: A MOS test structure is disclosed. A scribe line region is disposed on a substrate which has a first side and a second side opposite to the first side. An epitaxial layer is disposed on the first side, the doping well is disposed on the epitaxial layer and the doping region is disposed on the doping well. A trench gate of a first depth is disposed in the doping region, in the doping well and in the scribe line region. A conductive material fills the test via which has a second depth and an isolation covering the inner wall of the test via and is disposed in the doping region, in the doping well, in the epitaxial layer and in the scribe line region, to electrically connect to the epitaxial layer so that the test via is capable of testing the epitaxial layer and the substrate together.Type: GrantFiled: May 12, 2011Date of Patent: August 26, 2014Assignee: Nanya Technology Corp.Inventors: Chin-Te Kuo, Yi-Nan Chen, Hsien-Wen Liu
-
Patent number: 8809858Abstract: An integrated circuit including: a semiconductor substrate of a first conductivity type having at least one well of a second conductivity type laterally delimited, on two opposite walls, by regions of the first conductivity type, defined at its surface; at least one region of the second conductivity type which extends in the semiconductor substrate under the well; and a system for detecting a variation of the substrate resistance between each association of two adjacent regions of the first conductivity type.Type: GrantFiled: January 25, 2013Date of Patent: August 19, 2014Assignee: STMicroelectronics (Rousset) SASInventors: Mathieu Lisart, Thierry Soudé, Alexandre Sarafianos, Francesco La Rosa
-
Patent number: 8809077Abstract: In a method of manufacturing of a semiconductor device according to an embodiment, an inspection transistor is subjected to silicidation and subsequently a characteristic of the inspection transistor is measured after the inspection transistor and a product transistor on a substrate are subjected to an annealing process. Thereafter, based on the measured characteristic, a characteristic adjustment annealing process to make a characteristic of the product transistor close to a desired characteristic is performed, and then the product transistor is subjected to silicidation.Type: GrantFiled: March 15, 2012Date of Patent: August 19, 2014Assignee: Kabushiki Kaisha ToshibaInventor: Amane Oishi
-
Patent number: 8809073Abstract: A method includes providing on a substrate having at least two through substrate vias (“TSVs”) a plurality of test structures for de-embedding the measurement of the intrinsic characteristics of a device under test (DUT) including at least two of the TSVs; measuring the intrinsic characteristics [L] for a first and a second test structure on the substrate including two pads coupled with a transmission line of length L; using simultaneous solutions of ABCD matrix or T matrix form equations, and the measured intrinsic characteristics, solving for the intrinsic characteristics of the pads and the transmission lines; de-embedding the measurements of the third and fourth test structures using the intrinsic characteristics of the pads and the transmission lines; and using simultaneous solutions of ABCD matrix or T matrix form equations for BM_L and BM_LX, and the measured intrinsic characteristics, solving for the intrinsic characteristics of the TSVs.Type: GrantFiled: August 3, 2011Date of Patent: August 19, 2014Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Hsiao-Tsung Yen, Yu-Ling Lin, Chin-Wei Kuo, Victor Chih Yuan Chang, Min-Chie Jeng
-
Publication number: 20140225110Abstract: In a semiconductor chip for an electronic device, a programmable trim code is independent from a default trim code. An output trim code is produced by selecting either the default trim code or the programmable trim code. The default trim code for a plurality of the semiconductor chips is set by forming metal interconnects according to a first metal layout in a metal interconnect layer during fabrication of at least one of the semiconductor chips. The default trim code is reset by forming the metal interconnects according to a second metal layout in the metal interconnect layer during fabrication of subsequent semiconductor chips.Type: ApplicationFiled: February 12, 2013Publication date: August 14, 2014Applicant: TEXAS INSTRUMENTS INCORPORATEDInventors: Gopalkrishna Ullal Nayak, Matthew Craig Bullock
-
Patent number: 8802454Abstract: A method for testing TSVs is provided. A plurality of TSVs is formed in a semiconductor substrate. Wiring layers and a first contact array are formed on the front-side of the substrate. The wiring layers couple each of the TSVs to a respective contact of the first contact array. Conductive adhesive is deposited over the first contact array. The conductive adhesive electrically couples contacts of the first contact array. A carrier is bonded to the front-side of the substrate with the conductive adhesive. After bonding the carrier to the substrate, the back-side of the substrate is thinned to expose each of the TSVs on the back-side of the substrate. A second contact array is formed, having a contact coupled to each respective TSV. Conductivity and connections of the TSVs, wiring layers, and contacts are tested by testing for conductivity between contacts of the second contact array.Type: GrantFiled: December 20, 2011Date of Patent: August 12, 2014Assignee: Xilinx, Inc.Inventors: Arifur Rahman, Henley Liu, Cheang-Whang Chang, Myongseob Kim, Dong W. Kim
-
Patent number: 8802455Abstract: A process is provided for fabricating a wafer including a plurality of chips separated by scribe lines. The method includes locking at least one chip on the wafer using a secret key, and writing the secret key into at least one memory present on the wafer.Type: GrantFiled: March 30, 2012Date of Patent: August 12, 2014Assignee: STMicroelectronics (Rousset) SASInventors: Francois Tailliet, Marc Battista, Luc Wuidart
-
Patent number: 8797057Abstract: Test structures for performing electrical tests of devices under one or more microbumps are provided. Each test structure includes at least one microbump pad and a test pad. The microbump pad is a part of a metal pad connected to an interconnect for a device. A width of the microbump pad is equal to or less than about 50 ?m. The test pad is connected to the at least one microbump pad. The test pad has a size large enough to allow circuit probing of the device. The test pad is another part of the metal pad. A width of the test pad is greater than the at least one microbump pad.Type: GrantFiled: February 11, 2011Date of Patent: August 5, 2014Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Wei-Cheng Wu, Hsien-Pin Hu, Shang-Yun Hou, Shin-Puu Jeng, Chen-Hua Yu, Chao-Hsiang Yang
-
Publication number: 20140209904Abstract: An integrated test circuit, including a plurality of test structure elements, wherein each test structure element includes at least a supply line and a test line; a plurality of select transistors, wherein each select transistor is assigned to one corresponding test structure element, and wherein each select transistor includes a first controlled region, a second controlled region, and a control region, wherein the second controlled region of each select transistor is respectively connected to the supply line of the corresponding test structure element, so that each select transistor is unambiguously assigned to the corresponding test structure element; and a plurality of contact pads, connected to respective first controlled regions and control regions of the plurality of select transistors, such that each test structure element of the plurality of test structure elements can be individually addressed by the plurality of contact pads.Type: ApplicationFiled: January 30, 2013Publication date: July 31, 2014Applicant: INFINEON TECHNOLOGIES AGInventors: Stefan Tegen, Marko Lemke
-
Publication number: 20140206114Abstract: A contact resistance test structure, a method for fabricating the contact resistance test structure and a method for measuring a contact resistance while using the contact resistance test structure are all predicated upon two parallel conductor lines (or multiples thereof) that are contacted by one perpendicular conductor line absent a via interposed there between. The test structure and related methods are applicable within the context of three-dimensional integrated circuits.Type: ApplicationFiled: March 20, 2014Publication date: July 24, 2014Applicant: International Business Machines CorporationInventor: Huilong Zhu
-
Patent number: 8785930Abstract: Indexing a plurality of die obtainable from a material wafer comprising a plurality of stacked material layers. Each die is obtained in a respective position of the wafer. A manufacturing stage comprises at least two steps for treating a respective superficial portion of the material wafer that corresponds to a subset of said plurality of dies using the at least one lithographic mask through the exposition to the proper radiation in temporal succession. The method may include providing a die index on each die which is indicative of the position of the respective die by forming an external index indicative of the position of the superficial portion of the material wafer corresponding to the subset of the plurality of dies including said die and may comprise a plurality of electronic components electrically coupled to each other by means of a respective common control line.Type: GrantFiled: December 29, 2009Date of Patent: July 22, 2014Assignee: STMicroelectronics S.r.l.Inventors: Daniele Alfredo Brambilla, Fausto Redigolo
-
Patent number: 8773865Abstract: An electronic circuit module and a method of manufacturing the electronic circuit module are disclosed. In one embodiment, the electronic circuit module includes i) a substrate on which a circuit is formed, ii) a plurality of electrical devices electrically connected to the circuit and iii) a first molding unit coated on the substrate to cover at least the electrical devices. The module further includes i) a test terminal unit comprising a plurality of test wires and configured to inspect the circuit, wherein each of the test wires comprises a first end electrically connected to the circuit and a second end exposed from the first molding unit, and wherein the second ends of the test wires form an inspection unit and are adjacent to each other on the substrate and ii) a second molding unit coated on the substrate to cover the second ends of the test wires.Type: GrantFiled: August 22, 2012Date of Patent: July 8, 2014Assignee: Samsung SDI Co., Ltd.Inventors: Jin-Hong An, Jae-Soon Kim
-
Patent number: 8766658Abstract: A probe includes a contact member brought into contact with an object to be tested. Contact particles having conductivity are uniformly distributed in the contact member. A part of the contact particles protrude from a surface of the contact member on the side of the object to be tested. A conductive member having elasticity is placed on a surface of the contact member on the opposite side to the object to be tested. The probe further includes an insulating sheet including a through hole and the contact member is so positioned as to penetrate the through hole. An upper part of the contact member is formed of a conductor which does not include the contact particles. An additional conductor is placed on a surface of the conductor on the side opposite to the object to be tested.Type: GrantFiled: April 1, 2009Date of Patent: July 1, 2014Assignee: Tokyo Electron LimitedInventor: Shigekazu Komatsu
-
Patent number: 8753901Abstract: The invention relates to an arrangement of contact areas and test areas on patterned semiconductor chips. The contact areas and the test areas are electrically connected to one another via a conduction web. Whereas the contact areas are arranged in a first region, which has no components of an integrated circuit, the test areas lie in a second region of the top side of the semiconductor chip, which region has components of an integrated circuit.Type: GrantFiled: July 28, 2011Date of Patent: June 17, 2014Assignee: Infineon Technologies AGInventors: Ertle Werner, Bernd Goller, Michael Horn, Bernd Kothe
-
Patent number: 8754412Abstract: An apparatus comprising connecting IDVMON monitors with through silicon vias (TSV) to allow the monitors to be connected to probe pads located on the backside of the wafer. Because the backside of the wafer have significantly more space than the front side, the probe pads for IDVMON can be accommodated without sacrificing the silicon area.Type: GrantFiled: January 3, 2012Date of Patent: June 17, 2014Assignee: International Business Machines CorporationInventors: Xiaojun Yu, Anda C. Mocuta, Toshiaki Kirihata
-
Patent number: 8748199Abstract: Methods and systems are provided for fabricating a semiconductor device. An exemplary method involves forming a feature of a semiconductor device in a first region of a layer of material on a semiconductor substrate and forming a test structure in a second region of the layer of material. The test structure is formed concurrently to forming the feature, and a dimension of the feature is determined using the test structure.Type: GrantFiled: April 22, 2011Date of Patent: June 10, 2014Assignee: GLOBALFOUNDRIES, Inc.Inventor: Dmytro Chumakov
-
Publication number: 20140151698Abstract: An integrated circuit structure includes a passivation layer, a polymer layer over the passivation layer, and a PPI monitor structure. The PPI monitor structure includes a portion overlying a portion of the polymer layer. The PPI monitor structure is electrically floating.Type: ApplicationFiled: November 30, 2012Publication date: June 5, 2014Applicant: Taiwan Semiconductor Manufactuing Company, Ltd.Inventors: Hsien-Wei Chen, Jie Chen
-
Publication number: 20140145191Abstract: A method including forming a first test structure and a second test structure in electrical contact with an inner buried plate and an outer buried plate, respectively, where the first and second test structures each comprise a deep trench filled with a conductive material, and measuring the voltage of the inner buried plate and the outer buried plate immediately after the formation of a deep trench isolation structure, where the inner buried plate and the outer buried plate are positioned on opposite sides of the deep trench isolation structure.Type: ApplicationFiled: November 28, 2012Publication date: May 29, 2014Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Norbert Arnold, Jin Liu, Brian W. Messenger, Oliver D. Patterson
-
Patent number: 8735184Abstract: A device includes a semiconductor die having a surface, a plurality of proximity connectors proximate to the surface, and a circuit coupled to at least one of the plurality of proximity connectors. The semiconductor die is configured to communicate voltage-mode signals through capacitive coupling using one or more of the plurality of proximity connectors. The circuit also includes a filter with a capacitive-summing junction to equalize the signals.Type: GrantFiled: December 30, 2011Date of Patent: May 27, 2014Assignee: Oracle International CorporationInventors: Ronald Ho, Robert D. Hopkins, William S. Coates, Robert J. Drost
-
Publication number: 20140138685Abstract: The present invention provides an array substrate, which includes a plurality of pixel units, each pixel unit includes a thin film transistor, a pixel electrode, a common electrode and a passivation layer, the thin film transistor includes an active layer, a gate electrode, a source electrode and a drain electrode, the drain electrode and the pixel electrode are connected, the passivation layer is disposed on the active layer, the source electrode, the drain electrode and the pixel electrode, the common electrode is disposed above the pixel electrode with the passivation layer therebetween, a test electrode is disposed on the active layer and under the passivation layer, the test electrode is electrically insulated from the gate electrode, the source electrode and the drain electrode. Correspondingly, a method for fabricating and a method for testing the array substrate, and a display device including the array substrate are provided.Type: ApplicationFiled: November 15, 2013Publication date: May 22, 2014Applicant: BOE Technology Group Co., Ltd.Inventor: Mi Zhang
-
Patent number: 8729549Abstract: A plurality of peripheral test structure substrate (PTSS) through vias is formed within a peripheral test structure substrate. A peripheral test structure layer and at least one functional layer are formed on one side of the plurality of the PTSS through vias. The other side of the plurality of the PTSS through vias is exposed throughout fabrication of the peripheral test structure layer and the at least one functional layer to provide access points for testing functionality of the various layers throughout the manufacturing sequence. C4 bonding may be performed after manufacture of all of the at least one functional layer is completed. A 3D assembly carrier or a C4 carrier substrate is not required since the peripheral test structure substrate has sufficient mechanical strength to support the peripheral test structure layer and the at least one functional layer.Type: GrantFiled: June 26, 2012Date of Patent: May 20, 2014Assignee: International Business Machines CorporationInventors: Kerry Bernstein, Jerome L. Cann, Christopher M. Durham, Paul D. Kartschoke, Peter J. Klim, Donald L. Wheater
-
Publication number: 20140131707Abstract: Provide is an etching completion detection method that accurately detects an etching completion position in an SOI substrate, regardless of the width of an opening. This etching completion detection method is a method for detecting etching completion when a silicon layer is being etched to form an opening that reaches an insulating layer in an SOI substrate in which the silicon layer is disposed on the insulating layer, the method including: forming a first electrode layer on a surface of an islet region that is surrounded by a loop-shaped opening to be formed by the etching, and a second electrode layer in a region outside the stripe region; measuring an electrical resistance between the first electrode layer and the second electrode layer; and determining that the loop-shaped opening has reached an etching completion position when the electrical resistance exceeds a preset threshold.Type: ApplicationFiled: November 12, 2012Publication date: May 15, 2014Applicant: Fuji Electric Co., Ltd.Inventors: Hiroshi Tomizawa, Takuya Furuichi
-
Patent number: 8723769Abstract: An organic light-emitting display device including: a substrate including a pixel region and a non-pixel region; a first electrode formed on the pixel region in a first direction; a first wire coupled to the first electrode and formed in the non-pixel region; a second electrode formed in the pixel region in a second direction; a second wire coupled to the second electrode and formed in the non-pixel region; an organic thin film layer formed between the first electrode and the second electrode; a drive circuit coupled to the first wire and the second wire; and a passivation layer formed across the pixel region and the non-pixel region and having an opening to expose at least one of the first wire and the second wire.Type: GrantFiled: July 17, 2009Date of Patent: May 13, 2014Assignee: Samsung Display Co., Ltd.Inventor: Sung-Chun Park
-
Publication number: 20140127839Abstract: A method for separating a multiple number of semiconductor devices or semiconductor integrated circuits from a wafer on which the multiple number of semiconductor devices or semiconductor integrated circuits are formed is provided. The method includes: forming, on a surface of the wafer, a mask layer through which a line-shaped pattern to be removed for separating the semiconductor devices or semiconductor integrated circuits is exposed; and etching the exposed pattern to a depth equal to or larger than about ? of a thickness of the wafer. The line-shaped pattern is formed so as to prevent a test device formed on a gap between the semiconductor devices or semiconductor integrated circuits from remaining on separated semiconductor devices or semiconductor integrated circuits.Type: ApplicationFiled: January 10, 2014Publication date: May 8, 2014Applicant: Tokyo Electron LimitedInventors: Masahiro Yamada, Kenya Iwasaki, Hiroshi Nishikawa
-
Patent number: 8716036Abstract: A method for collective fabrication of 3D electronic modules comprises: the fabrication of a stack of reconstructed wafers, comprising validated active components, this stack including a redistribution layer; the fabrication of a panel of validated passive printed circuits which comprises: fabrication of a panel of printed circuits, electrical testing of each printed circuit, fitting of the validated printed circuits to an adhesive substrate, molding of the mounted circuits in an electrically insulating resin, called coating resin and polymerization of the resin, removal of the adhesive substrate, a panel comprising only validated printed circuits being thus obtained; bonding the panel with a stack (of reconstructed wafers); cutting the “stack of panel” assembly for the purpose of obtaining the 3D electronic modules.Type: GrantFiled: December 28, 2012Date of Patent: May 6, 2014Assignee: 3D PlusInventor: Christian Val
-
Patent number: 8709833Abstract: A plurality of diode/resistor devices are formed within an integrated circuit structure using manufacturing equipment operatively connected to a computerized machine. Each of the diode/resistor devices comprises a diode device and a resistor device integrated into a single structure. The resistance of each of the diode/resistor devices is measured during testing of the integrated circuit structure using testing equipment operatively connected to the computerized machine. The current through each of the diode/resistor devices is also measured during testing of the integrated circuit structure using the testing equipment. Then, response curves for the resistance and the current are computed as a function of variations of characteristics of transistor devices within the integrated circuit structure and/or variations of manufacturing processes of the transistor devices within the integrated circuit structure.Type: GrantFiled: December 22, 2011Date of Patent: April 29, 2014Assignee: International Business Machines CorporationInventors: Lyndon R. Logan, Edward J. Nowak, Robert R. Robison, Jonathan K. Winslow, II
-
Patent number: 8704224Abstract: A resistive test structure that includes a semiconductor substrate with an active region, a gate stack formed over the active region, a first electrical contact in communication with the active region on opposing sides of the gate stack, the first electrical contact providing an electrical short across a first dimension of the gate stack, and a second electrical contact in communication with the active region on the opposing sides of the gate stack, the second electrical contact providing an electrical short across the first dimension of the gate stack, the first and second electrical contacts spaced along a second dimension of the gate stack perpendicular to the first dimension.Type: GrantFiled: September 23, 2011Date of Patent: April 22, 2014Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: An-Chun Tu, Chen-Ming Huang, Chih-Jen Wu, Chin-Hsiang Lin
-
Patent number: 8699232Abstract: A method of manufacture of an integrated circuit packaging system includes: providing a substrate; mounting an interposer having a top interposer surface over the substrate; attaching an interposer pad extension to the top interposer surface, the interposer pad extension having an extension contact surface and a lower contact surface, the surface area of the extension contact surface being smaller than the surface area of the lower contact surface; and forming a package encapsulation on the substrate, the interposer, and the interposer pad extension, the package encapsulation having a recess exposing the top interposer surface, the interposer pad extension embedded only in the package encapsulation.Type: GrantFiled: September 20, 2011Date of Patent: April 15, 2014Assignee: Stats Chippac Ltd.Inventors: A Leam Choi, DeokKyung Yang, JoHyun Bae
-
Patent number: 8698141Abstract: A solid-state image pickup device includes a plurality of photoelectric conversion units, a plurality of signal read-out circuits, and a test terminal for testing the photoelectric conversion units. Each of the photoelectric conversion units includes a pixel electrode film, an opposing electrode film opposing the pixel electrode film and a light receiving layer disposed between the pixel electrode film and the opposing electrode film. The photoelectric conversion units are arranged in a two-dimensional array above a semiconductor substrate. Each of the signal read-out circuits are configured to read out a signal corresponding to an amount of electrical charges generated in the light receiving layer and transferred to the pixel electrode film. The test terminal is disposed outside of an area where the photoelectric conversion units are disposed, disposed on the same plane as the pixel electrode film, and made of the same material as the pixel electrode film.Type: GrantFiled: March 15, 2011Date of Patent: April 15, 2014Assignee: FUJIFILM CorporationInventor: Hiroshi Inomata
-
Patent number: 8697457Abstract: A method for manufacturing an electronic multi-chip module that involves stacking at least six tested devices to form the module. These devices may be individually tested prior to assembling the electronic module. After individually testing the devices, the devices may be stacked one on top of the other to form an electronic multi-chip module having at least six stacked devices. Other embodiments may be described and claimed.Type: GrantFiled: June 21, 2012Date of Patent: April 15, 2014Assignee: BAE Systems Information and Electronic Systems Integration Inc.Inventors: Keith K. Sturcken, John A. Hughes, Thomas E. Love, Sheila J. Konecke, Jeffrey Montag, Peter M. Wallace
-
Patent number: 8697527Abstract: A semiconductor device includes an isolation layer formed on a semiconductor substrate; an active region defined by the isolation layer; at least one gate line formed to overlap with the active region; at least one first active tab formed on a first interface of the active region which overlaps with the gate line; and a first gate tab formed on a second interface facing away from the first interface in such a way as to project from the gate line.Type: GrantFiled: July 31, 2013Date of Patent: April 15, 2014Assignee: SK Hynix Inc.Inventor: Jong Su Kim
-
Patent number: 8697456Abstract: A pattern of conductive ink is disposed on the topside of the unsingulated integrated circuits of a wafer, and, typically after wafer probing, the pattern of conductive ink is removed. The conductive ink pattern provides an electrical pathway between bond pads on an integrated circuit and large contact pads disposed on the topside of the integrated circuit. Each of the large contact pads is much greater in area than the corresponding bond pads, and are spaced apart so that the pitch of the large contact pads is much greater than that of the bond pads. In one aspect of the present invention, the conductive ink includes a mixture of conductive particles and wafer bonding thermoset plastic. In another aspect of the present invention, the conductive ink is heated and disposed on a wafer by an ink jet printing system.Type: GrantFiled: July 1, 2013Date of Patent: April 15, 2014Assignee: Advanced Inquiry Systems, Inc.Inventor: Morgan T Johnson
-
Patent number: 8692246Abstract: A leakage measurement structure for through substrate vias which includes a semiconductor substrate; a plurality of through substrate vias in the semiconductor substrate extending substantially through the semiconductor substrate; and a leakage measurement structure located in the semiconductor substrate. The leakage measurement structure includes a plurality of substrate contacts extending into the semiconductor substrate; a plurality of sensing circuits connected to the plurality of through substrate vias and to the plurality of the substrate contacts, the plurality of sensing circuits providing a plurality of outputs indicative of current leakage from the plurality of through substrate vias; a built-in self test (BIST) engine to step through testing of the plurality of through substrate vias; and a memory coupled to the BIST engine to receive the outputs from the plurality of sensing circuits. Also included is a method of testing a semiconductor substrate.Type: GrantFiled: September 15, 2011Date of Patent: April 8, 2014Assignee: International Business Machines CorporationInventors: Bhavana Bhoovaraghan, Mukta G. Farooq, Emily R. Kinser, Sudesh Saroop
-
Patent number: 8691601Abstract: Disclosed herein is a semiconductor device, including: a semiconductor substrate; an integrated circuit formed on a first main surface of the semiconductor substrate; a penetrating electrode that penetrates the semiconductor substrate in the thickness direction and has its one end electrically connected to the integrated circuit; a bump electrode formed on a second main surface of the semiconductor substrate and electrically connected to another end of the penetrating electrode; and a test pad electrode formed on the second main surface of the semiconductor substrate and electrically connected to the bump electrode.Type: GrantFiled: December 15, 2010Date of Patent: April 8, 2014Assignee: Sony CorporationInventor: Mitsuaki Izuha
-
Patent number: 8680883Abstract: A time dependent dielectric breakdown (TDDB) test structure of a semiconductor device includes: a first test cell having a first test pattern in which a dielectric layer is formed between two electrodes; a second test cell spaced apart from the first test cell and having a second test pattern in which a dielectric layer is formed between two electrodes; and a barrier region configured to prevent electrical interference from occurring between the first test cell and the second test cell during a TDDB test.Type: GrantFiled: April 25, 2011Date of Patent: March 25, 2014Assignee: Samsung Electronics Co., Ltd.Inventors: Yong-sang Cho, Jang-hyuk An, Ihl-hwa Moon, Jae-young Lee, Kyung-hwan Kim
-
Patent number: 8673655Abstract: An electronic package implemented in an electronic device may include a damaged connection that restricts electrical communication between components in the electronic package. For example, the damaged connection may restrict communication between a silicon unit, such as a processor die for example, and a printed circuit board. The damaged connection may be repaired without damaging other components in the electronic package by using a repair apparatus that includes a heating element and a cooling element. The heating element may be activated to transfer heat to the electronic package for reforming the damaged connection between components to enable effective electrical communication. The cooling element may be activated for cooling components in the electronic package to prevent damage due to the transfer of the heat from the heating element. The heating element and/or the cooling element may be activated in a predetermined pattern to facilitate the repair of the damaged connection.Type: GrantFiled: February 22, 2012Date of Patent: March 18, 2014Assignee: Gamestop Texas, Ltd.Inventor: Asim Naqvi