Utilizing Integral Test Element Patents (Class 438/18)
-
Patent number: 8673668Abstract: When forming critical threshold adjusting semiconductor alloys and/or strain-inducing embedded semiconductor materials in sophisticated semiconductor devices, at least the corresponding etch processes may be monitored efficiently on the basis of mechanically gathered profile measurement data by providing an appropriately designed test structure. Consequently, sophisticated process sequences performed on bulk semiconductor devices may be efficiently monitored and/or controlled by means of the mechanically obtained profile measurement data without significant delay. For example, superior uniformity upon providing a threshold adjusting semiconductor alloy in sophisticated high-k metal gate electrode structures for non-SOI devices may be achieved.Type: GrantFiled: December 10, 2010Date of Patent: March 18, 2014Assignee: GLOBALFOUNDRIES Inc.Inventors: Stephan Kronholz, Maciej Wiatr, Rainer Giedigkeit
-
Patent number: 8674355Abstract: A device includes a test unit in a die. The test unit includes a physical test region including an active region, and a plurality of conductive lines over the active region and parallel to each other. The plurality of conductive lines has substantially a uniform spacing, wherein no contact plugs are directly over and connected to the plurality of conductive lines. The test unit further includes an electrical test region including a transistor having a gate formed of a same material, and at a same level, as the plurality of conductive lines; and contact plugs connected to a source, a drain, and the gate of the transistor. The test unit further includes an alignment mark adjacent the physical test region and the electrical test region.Type: GrantFiled: December 29, 2010Date of Patent: March 18, 2014Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Huan-Chi Tseng, Heng-Hsin Liu, Shu-Cheng Kuo, Chien-Chang Lee, Chun-Hung Lin
-
Patent number: 8669124Abstract: A detector device and method of its fabrication are disclosed. Illustratively, an additional via is present through an insulator layer over a gate channel region which is on top of the channel region. The additional via is filled with conductor material. The conductor material is removed to form a chamber leading to one side of the gate channel region. Furthermore, a nanopore is etched from the chamber through the channel region.Type: GrantFiled: August 12, 2009Date of Patent: March 11, 2014Assignee: NXP, B.V.Inventor: Matthias Merz
-
Publication number: 20140065738Abstract: A method of testing a semiconductor substrate having through substrate vias for current leakage which includes: forming a current leakage measurement structure that includes substrate contacts, sensing circuits to sense current leakage from the through substrate vias, the sensing circuits connected to the through substrate vias and to the substrate contacts so that there is a one-to-one correspondence of a substrate contact and sensing circuit to each through substrate via, and a built-in self test (BIST) engine to sense one of the through substrate vias for current leakage. A reference current is applied to the sensing circuits to set a current leakage threshold for the through substrate vias. A through substrate via is selected for sensing for current leakage. The sensing circuit senses the selected through substrate via to determine whether there is current leakage from the selected through substrate via.Type: ApplicationFiled: November 13, 2013Publication date: March 6, 2014Applicant: International Business Machines CorporationInventors: Bhavana Bhoovaraghan, Mukta G. Farooq, Emily R. Kinser, Sudesh Saroop
-
Publication number: 20140057372Abstract: A method for wafer high voltage testing of semiconductor devices is disclosed. The method involves adding a patterning layer onto a passivation layer of the semiconductor devices and then etching vias through the passivation layer to expose conductive test points. Testing of the semiconductor devices begins with engaging the conductive test points with high voltage test probes of a testing apparatus and then applying a high voltage test sequence to the conductive test points via the high voltage test probes. The testing of the semiconductor devices concludes by disengaging the high voltage test probes from a last one of the semiconductor devices and then removing the patterning layer from the passivation layer of the semiconductor devices.Type: ApplicationFiled: June 10, 2013Publication date: February 27, 2014Inventor: Andrew P. Ritenour
-
Patent number: 8645096Abstract: A deflection measurement probe includes a body portion having a cavity defined by the body portion, a first positional measurement sensor disposed in the cavity of the body portion, the first positional measurement sensor including a sensor tip extending from the body portion operative to contact a measurement surface, and a second positional measurement sensor disposed in the cavity of the body portion, the first positional measurement sensor including a sensor tip extending from the body portion operative to contact a measurement surface.Type: GrantFiled: February 9, 2011Date of Patent: February 4, 2014Assignee: General Electric CompanyInventors: Brock Matthew Lape, William Gene Newman, Stuart Alan Oliver
-
Publication number: 20140027772Abstract: Wafers with chips thereon and corresponding chips are provided where test structures or parts thereof are provided in a peripheral chip area of the chip. Corresponding methods are also disclosed.Type: ApplicationFiled: July 27, 2012Publication date: January 30, 2014Applicant: Infineon Technologies AGInventors: Markus ZUNDEL, Uwe SCHMALZBAUER
-
Organic light-emitting display apparatus that prevents a thick organic insulating layer from lifting
Patent number: 8637894Abstract: In an organic light-emitting display apparatus and a method of manufacturing the same, a pad region of the organic light-emitting display apparatus comprises a protrusion layer including a plurality of protrusion portions formed on a substrate so as to protrude, a pad lower electrode and a pad upper electrode, the pad lower electrode including a protrusion portion formed along a protrusion outline of the protrusion layer and a flat portion formed along the substrate, and the pad upper electrode being formed on the flat portion of the pad lower electrode. A source/drain electrode layer is formed on the pad upper electrode, an organic layer is formed on the source/drain electrode layer, and a counter electrode layer is formed on the protrusion portion of the pad lower electrode and the organic layer. The counter electrode layer follows the protrusion outline of the protrusion layer on the protrusion portion.Type: GrantFiled: May 3, 2011Date of Patent: January 28, 2014Assignee: Samsung Display Co., Ltd.Inventors: Yul-Kyu Lee, Chun-Gi You, Sun Park, Jong-Hyun Park, Kwang-Hae Kim -
Patent number: 8633039Abstract: In embodiments of the current invention, methods of combinatorial processing and a test chip for use in these methods are described. These methods and test chips enable the efficient development of materials, processes, and process sequence integration schemes for semiconductor manufacturing processes. In general, the methods simplify the processing sequence of forming devices or partially formed devices on a test chip such that the devices can be tested immediately after formation. The immediate testing allows for the high throughput testing of varied materials, processes, or process sequences on the test chip. The test chip has multiple site isolated regions where each of the regions is varied from one another and the test chip is designed to enable high throughput testing of the different regions.Type: GrantFiled: July 1, 2013Date of Patent: January 21, 2014Assignee: Intermolecular, Inc.Inventors: Gaurav Verma, Tony P. Chiang, Imran Hashim, Sandra G. Malhotra, Prashant B. Phatak, Kurt H. Weiner
-
Publication number: 20140017826Abstract: Provided is a semiconductor wafer evaluation method of performing an evaluation of electrical characteristics of a semiconductor wafer by bringing mercury into contact with a surface of the semiconductor wafer, the method including using a probe constituted of a fixed electrode having a tip end portion and a transparent covering portion that covers a portion other than the tip end portion of the fixed electrode, the fixed electrode being made of a metal having stronger wettability with respect to the mercury than the semiconductor wafer and the covering portion, and measuring the electrical characteristics by attaching the mercury to the tip end portion of the fixed electrode and then bringing the mercury into contact with the surface of the semiconductor wafer.Type: ApplicationFiled: July 8, 2013Publication date: January 16, 2014Inventor: Taichi OKANO
-
Patent number: 8623673Abstract: A test structure and method for monitoring process uniformity. Embodiments of the invention include test structures having a first metallization layer, a second metallization layer formed above the first metallization layer, a defect-generating region in a first metallization layer, a defect-dispersing region in the second metallization layer above the defect-generating region; and a defect-detecting region in the second metallization layer adjacent to the defect-dispersing region. The defect-generating region of the exemplary embodiment may have zero pattern density, uniform non-zero pattern density, or non-uniform non-zero pattern density. The defect-detecting region may include a test pattern such as, a comb-serpentine structure. Embodiments may include more than one defect-generating region, more than one defect-dispersing region, or more than one defect-detecting region.Type: GrantFiled: August 13, 2012Date of Patent: January 7, 2014Assignee: International Business Machines CorporationInventors: Thomas W. Dyer, Tze-Man Ko, Yiheng Xu, Shaoning Yao
-
Patent number: 8623772Abstract: A method of forming patterns of a semiconductor device includes forming a hard mask layer and a first sacrificial layer over a first region and a second region of a semiconductor substrate, etching the first sacrificial layer to form a first sacrificial pattern having a first width in the first region and second sacrificial patterns having a second width in the second region, wherein the second width is narrower than the first width, forming a first spacer surrounding sidewalls of the first sacrificial pattern and a second spacer surrounding sidewalls of the second sacrificial patterns, removing the first and the second sacrificial patterns; and etching the first and second spacers.Type: GrantFiled: June 29, 2009Date of Patent: January 7, 2014Assignee: SK Hynix Inc.Inventor: Jae Doo Eom
-
Patent number: 8618826Abstract: A short dummy test structure is disclosed, including a grounded shield layer above a substrate, at least two signal test pads, and a signal transmission line above the grounded shield layer and between the two signal test pads, wherein the signal transmission line is electrically coupled to the grounded shield layer. In one embodiment, the signal transmission line has a smaller total length than a total length of a corresponding signal transmission line and a device-under-test (DUT) of a test structure including the DUT. A de-embedding apparatus and method of de-embedding utilizing such a short dummy test structure are also disclosed.Type: GrantFiled: February 17, 2011Date of Patent: December 31, 2013Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventor: Hsiu-Ying Cho
-
Patent number: 8618827Abstract: Provided is a test structure for testing an unpackaged semiconductor wafer. The test structure includes a force-application component that is coupled to an interconnect structure of the semiconductor wafer. The force-application component is operable to exert a force to the semiconductor wafer. The test structure also includes first and second test portions that are coupled to the interconnect structure. The first and second test portions are operable to measure an electrical performance associated with a predetermined region of the interconnect structure. The first and second test portions are operable to measure the electrical performance while the force is exerted to the semiconductor wafer.Type: GrantFiled: October 13, 2010Date of Patent: December 31, 2013Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Tung-Liang Shao, Shih-Wei Liang, Ying-Ju Chen, Ching-Jung Yang, Hsien-Wei Chen, Hao-Yi Tsai, Mirng-Ji Lii, Chen-Hua Yu
-
Patent number: 8614589Abstract: According to one embodiment, a method of fabricating a semiconductor device, including forming semiconductor chips having a test circuit electrically connected to an input pad and an output pad, the input pad having a first pad located on a first principal surface and a second pad located on a second principal surface of the semiconductor wafer, placing the semiconductor wafers on an inspection apparatus, each input pad brought into contact with each input pad adjacent semiconductor wafer, bringing each of probing tips on the input pad of the semiconductor chips of an uppermost or lowermost semiconductor wafer in the semiconductor wafers and performing a test on the semiconductor chips in one batch.Type: GrantFiled: March 17, 2011Date of Patent: December 24, 2013Assignee: Kabushiki Kaisha ToshibaInventor: Yuta Yamamori
-
Publication number: 20130337587Abstract: A pattern of conductive ink is disposed on the topside of the unsingulated integrated circuits of a wafer, and, typically after wafer probing, the pattern of conductive ink is removed. The conductive ink pattern provides an electrical pathway between bond pads on an integrated circuit and large contact pads disposed on the topside of the integrated circuit. Each of the large contact pads is much greater in area than the corresponding bond pads, and are spaced apart so that the pitch of the large contact pads is much greater than that of the bond pads. In one aspect of the present invention, the conductive ink includes a mixture of conductive particles and wafer bonding thermoset plastic. In another aspect of the present invention, the conductive ink is heated and disposed on a wafer by an ink jet printing system.Type: ApplicationFiled: July 1, 2013Publication date: December 19, 2013Applicant: ADVANCED INQUIRY SYSTEMS, INC.Inventor: Morgan T. Johnson
-
Patent number: 8604814Abstract: A tester may include a test head with a movable coupler, a probe card with a connector unit that is coupled with the coupler, and a needle block disposed on the probe card. In one example, the tester may test respective subsets of semiconductor devices on a wafer via a one-touch operation by moving a coupler on the test head, while the wafer remains in continuous and uninterrupted electrical contact with the tester during testing.Type: GrantFiled: September 21, 2011Date of Patent: December 10, 2013Assignee: Samsung Electronics Co., Ltd.Inventor: Yang-gi Kim
-
Patent number: 8603840Abstract: To improve the reliability in an electric inspection of a semiconductor device. When a movable pedestal 15 is being positioned relative to an arrangement direction of a plurality of second contact pins 13a by a positioning pin 13b which a socket 12 includes, a substrate conduction test is performed by bringing a first contact pin 14a into contact with a pre-stack land 5c of a wiring substrate 5 and of the a lower package 2 and moreover bringing the second contact pin 13a into contact with a solder ball 7, and thus the electric inspection can be performed by precisely positioning the first contact pin 14a side and the second contact pin 13a side. Then, the reliability of the electric inspection can be improved.Type: GrantFiled: March 11, 2012Date of Patent: December 10, 2013Assignee: Renesas Electronics CorporationInventors: Jun Matsuhashi, Naohiro Makihira
-
Patent number: 8598579Abstract: In complex semiconductor devices, the contact characteristics may be efficiently determined on the basis of a test structure which includes a combination of interconnect chain structures and a comb structure including gate electrode structures. Consequently, an increased amount of measurement information may be obtained on the basis of a reduced overall floor space of the test structure. In this manner, the complex manufacturing sequence for forming a contact level of a semiconductor device may be quantitatively estimated and monitored.Type: GrantFiled: February 3, 2011Date of Patent: December 3, 2013Assignee: GLOBALFOUNDRIES Inc.Inventors: Dmytro Chumakov, Dirk Utess
-
Patent number: 8593167Abstract: A method of testing a semiconductor device includes a conductive foreign matter test step of measuring the resistance value between the first and second conductive patterns to determine whether conductive foreign matter is present between the first and second conductive patterns, a first open circuit test step of measuring the resistance value between two points on the first conductive pattern to determine whether there is an open circuit in the first conductive pattern, and a second open circuit test step of measuring the resistance value between two points on the second conductive pattern to determine whether there is an open circuit in the second conductive pattern. The measurement of the resistance value in each of the test steps is accomplished by pressing probes vertically against the first conductive pattern or the second conductive pattern or both.Type: GrantFiled: March 8, 2011Date of Patent: November 26, 2013Assignee: Mitsubishi Electric CorporationInventor: Atsushi Narazaki
-
Patent number: 8587037Abstract: A field effect transistor (FET) having a source, a drain and a gate includes a first connection electrically connected to the gate near a first end of the gate, a second connection electrically connected to the gate near the first end of the gate, a third connection electrically connected to the gate near a second end of the gate, and a fourth connection electrically connected to the gate near the second end of the gate. By performing gate resistance measurements at different ambient temperatures, a thermal coefficient of gate resistance can be derived and then used to monitor the gate temperature, which is representative of the channel temperature.Type: GrantFiled: July 8, 2009Date of Patent: November 19, 2013Assignee: HRL Laboratories, LLCInventors: James Chingwei Li, Tahir Hussain
-
Patent number: 8586981Abstract: According to one exemplary embodiment, a silicon-on-insulator (SOI) transistor test structure includes a gate situated over a semiconductor body and a doped halo under the gate. The SOI transistor test structure further includes at least two semiconductor body contacts situated on opposing sides of the doped halo, where one or more of the at least two semiconductor body contacts forms a direct electrical contact with the doped halo, thereby increasing current flow to the doped halo to facilitate measuring body-effect in the SOI transistor test structure.Type: GrantFiled: October 5, 2006Date of Patent: November 19, 2013Assignee: Advanced Micro Devices, Inc.Inventors: Qiang Chen, Jung-Suk Goo
-
Patent number: 8586983Abstract: A semiconductor chip includes a semiconductor chip body having a first surface on which pad parts are formed and an opposing second surface. Through-electrodes may be connected to the pad parts and formed to pass through the semiconductor chip body. Determination units may be connected to the through-electrodes and may be enabled to determine whether the pad parts and the through-electrodes are electrically connected with each other.Type: GrantFiled: December 29, 2010Date of Patent: November 19, 2013Inventor: Kwon Whan Han
-
Publication number: 20130299850Abstract: An active matrix substrate (2) is provided with first connecting wirings (641, 643, 645, 647) connected to gate terminals (51) to which extraction wirings (611, 613, 615, 617) are connected, second connecting wirings (642, 644, 646) connected to gate terminals (51) to which extraction wirings (612, 614, 616) are connected, bundled wirings (651 to 654) each composed of a mutually adjacent first connecting wiring and second connecting wiring bundled together, a first inspection wiring (66) capable of inputting an inspection signal to bundled wirings (652, 654) that are not adjacent to each other among the bundled wirings, and a second inspection wiring (67) capable of inputting an inspection signal to bundled wirings (651, 653) that are not adjacent to each other and not connected to the first inspection wiring (66) among the bundled wirings.Type: ApplicationFiled: July 12, 2013Publication date: November 14, 2013Inventors: Masahiro YOSHIDA, Takehiko Kawamura, Katsuhiro Okada
-
Patent number: 8581615Abstract: A method for checking alignment accuracy of a thin film transistor includes providing a substrate, forming a first conductive layer on the substrate, performing a first patterning process to form a gate electrode of a thin film transistor and a first terminal and a second terminal of a testing device, forming a first insulating layer covering the first terminal, the second terminal and the gate electrode on the substrate, forming a contact hole substantially corresponding to the first terminal and the second terminal in the first insulating layer, forming a pixel electrode and a connecting electrode of the testing device in the first contact hole, and performing a close/open circuit test. When the first terminal, the connecting electrode and the second terminal construct a close circuit, alignment accuracy is confirmed. When the first terminal, the connecting electrode and the second terminal construct an open circuit, alignment inaccuracy is confirmed.Type: GrantFiled: December 1, 2010Date of Patent: November 12, 2013Assignee: Chunghwa Picture Tubes, Ltd.Inventor: Chi-Ming Chiou
-
Publication number: 20130294004Abstract: A mother substrate for a display device includes a display cell, a test pad, an electrostatic preventing pattern and a connecting line. The display cell includes a pad and a signal line. The signal line is extended from the pad and is electrically connected to a pixel. The test pad is disposed out of the display cell and is electrically connected to the signal line of the display cell and receives a test signal. The electrostatic preventing pattern electrically connected to the test pad is disposed adjacent to the test pad and includes a plurality of edges. The electrostatic preventing pattern is formed from a metal pattern. The connecting line is extended from the electrostatic preventing pattern and is electrically connected to the pad of the display cell.Type: ApplicationFiled: July 10, 2013Publication date: November 7, 2013Inventors: Min-Sun LEE, Shin-Tack KANG
-
Patent number: 8578305Abstract: A semiconductor device having a tensile and/or compressive strain applied thereto and methods of manufacturing the semiconductor devices and design structure to enhance channel strain. The method includes forming a gate structure for an NFET and a PFET and forming sidewalls on the gate structure for the NFET and the PFET using a same deposition and etching process. The method also includes providing stress materials in the source and drain regions of the NFET and the PFET.Type: GrantFiled: January 5, 2011Date of Patent: November 5, 2013Assignee: International Business Machines CorporationInventors: Kangguo Cheng, Carl J. Radens
-
Publication number: 20130256661Abstract: An embodiment of a process for manufacturing a system for electrical testing of a through via extending in a vertical direction through a substrate of semiconductor material envisages integrating an electrical testing circuit in the body to enable detection of at least one electrical parameter of the through via through a microelectronic buried structure defining an electrical path between electrical-connection elements towards the outside and a buried end of the through via; the integration step envisages providing a trench and forming a doped buried region at the bottom of the trench, having a doping opposite to that of the substrate so as to form a semiconductor junction, defining the electrical path when it is forward biased; in particular, the semiconductor junction has a junction area smaller than the area of a surface of the conductive region in a horizontal plane transverse to the vertical direction, in such a way as to have a reduced reverse saturation current.Type: ApplicationFiled: April 2, 2013Publication date: October 3, 2013Applicant: STMicroelectronics S.r.I.Inventor: Alberto PAGANI
-
Publication number: 20130260486Abstract: Apparatus and methods for a MOS varactor structure are disclosed. An apparatus is provided, comprising an active area defined in a portion of a semiconductor substrate; a doped well region in the active area extending into the semiconductor substrate; at least two gate structures disposed in parallel over the doped well region; source and drain regions disposed in the well region formed on opposing sides of the gate structures; a gate connector formed in a first metal layer overlying the at least two gate structures and electrically coupling the at least two gate structures; source and drain connectors formed in a second metal layer and electrically coupled to the source and drain regions; and interlevel dielectric material separating the source and drain connectors in the second metal layer from the gate connector formed in the first metal layer. Methods for forming the structure are disclosed.Type: ApplicationFiled: May 22, 2013Publication date: October 3, 2013Applicant: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Chi-Feng Huang, Chia-Chung Chen
-
Patent number: 8546154Abstract: An apparatus and method to inspect a defect of a substrate. Since a recess of an under layer of a substrate is darker than a projection of a top layer, a ratio of a value of a secondary electron signal (of an SEM) of the under layer to a value of the top layer may be increased to improve a pattern image used to inspect an under layer defect. Several conditions under which electron beams are irradiated may be set, and the pattern may be scanned under such conditions. Secondary electron signals may be generated according to the conditions and converted into image data to display various pattern images. Scan information on the images may be stored with positional information on the substrate. Each of scan information on the pattern images may be calculated to generate a new integrated image.Type: GrantFiled: September 7, 2011Date of Patent: October 1, 2013Assignee: Samsung Electronics Co., LtdInventors: Ji-Young Shin, Young-Nam Kim, Jong-An Kim, Hyung-Suk Cho, Yu-Sin Yang
-
Patent number: 8546802Abstract: An apparatus includes a guide ring, and a bond head installed on the guide ring. The bond head is configured to move in loops along the guide ring. The bond head is configured to pick up dies and place the dies during the loops.Type: GrantFiled: November 7, 2011Date of Patent: October 1, 2013Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Chien Ling Hwang, Ying-Jui Huang, Yi-Li Hsiao
-
Patent number: 8546854Abstract: A semiconductor device includes an isolation layer formed on a semiconductor substrate; an active region defined by the isolation layer; at least one gate line formed to overlap with the active region; at least one first active tab formed on a first interface of the active region which overlaps with the gate line; and a first gate tab formed on a second interface facing away from the first interface in such a way as to project from the gate line.Type: GrantFiled: April 30, 2010Date of Patent: October 1, 2013Assignee: SK Hynix Inc.Inventor: Jong Su Kim
-
Patent number: 8546904Abstract: To provide an integrated circuit with functionality under environment with temperature lower than a working condition, the integrated circuit is designed to include a heating element incorporated with signal pins on a carrier, such as a lead frame, that supports a chip die and controlled by a heating control unit to increase temperature of the chip die. The heating control unit provides voltage for the heating element when a detecting unit detects that the temperature of the chip die falls below a predetermined temperature and a power control unit provide operation power for the chip die when the temperature of the chip die detected by the detecting unit reaches or falls above the predetermined temperature.Type: GrantFiled: July 11, 2011Date of Patent: October 1, 2013Assignee: Transcend Information, Inc.Inventors: Hsieh-Chun Chen, Tsang-Yi Chen
-
Patent number: 8546168Abstract: A system and method employing at least one semiconductor device, or an arrangement of insulating and metal layers, having at least one detecting region which can include, for example, a recess or opening therein, for detecting a charge representative of a component of a polymer, such as a nucleic acid strand proximate to the detecting region, and a method for manufacturing such a semiconductor device. The system and method can thus be used for sequencing individual nucleotides or bases of ribonucleic acid (RNA) or deoxyribonucleic acid (DNA). The semiconductor device includes at least two doped regions, such as two n-typed regions implanted in a p-typed semiconductor layer or two p-typed regions implanted in an n-typed semiconductor layer. The detecting region permits a current to pass between the two doped regions in response to the presence of the component of the polymer.Type: GrantFiled: September 14, 2012Date of Patent: October 1, 2013Assignee: Life Technologies CorporationInventors: Jon Sauer, Bart van Zeghbroeck
-
Publication number: 20130252356Abstract: An aspect of one embodiment, there is provided a supporting substrate, including a first supporting substrate, an outer diameter being larger than a diameter of a semiconductor substrate and an inner diameter being smaller than the diameter of the semiconductor substrate, and a second supporting substrate, an outer diameter being smaller than the inner diameter of the first supporting substrate.Type: ApplicationFiled: March 7, 2013Publication date: September 26, 2013Applicant: KABUSHIKI KAISHA TOSHIBAInventor: Akira EZAKI
-
Publication number: 20130240882Abstract: A die in accordance with various embodiments may include a metallization area located proximate an edge of the die, and an electrical connection connected to the metallization area and running from the metallization area to the edge, wherein the electrical connection is free from metal. A wafer in accordance with various embodiments may include a die region having a metallization area, a kerf region having an electric or electronic device, and an electrical connection connecting the electric or electronic device with the metallization area, wherein the electrical connection is free from metal.Type: ApplicationFiled: March 15, 2012Publication date: September 19, 2013Applicant: INFINEON TECHNOLOGIES AGInventor: Dietrich Bonart
-
Patent number: 8532156Abstract: A laser diode includes a junction surface configured to interface with an integrated optics slider. Cathode and anode electrical junctions are disposed on the junction surface. The cathode and anode electrical junctions are configured for electrical and mechanical coupling to the integrated optics slider. At least one test pad is disposed on the junction surface that is physically separate from and electrically coupled to one of the cathode and anode electrical junctions. The test pad is configured to be contacted by a test probe and is not configured for electrical or mechanical coupling to the integrated optics slider.Type: GrantFiled: September 13, 2011Date of Patent: September 10, 2013Assignee: Seagate Technology LLCInventor: Scott Olson
-
Patent number: 8524513Abstract: In one embodiment, a body region of a body-contacted silicon-on-insulator (SOI) metal-oxide-semiconductor-field-effect-transistor (MOSFET) is connected to a gate of another MOSFET in a sensing circuit to form a floating body node. The voltage at the floating body node is accurately obtained at the output of the sensing circuit and used to provide an estimate of required floating body voltage over a full device operating range.Type: GrantFiled: February 19, 2013Date of Patent: September 3, 2013Assignee: International Business Machines CorporationInventors: Sourabh Khandelwal, Josef S. Watts
-
Patent number: 8518721Abstract: A method is provided including depositing a layer of material on a substrate, during deposition of the material, at a predetermined depth, laterally implanting a first dopant and a second dopant in the material, the second dopant being different from the first dopant, etching the material, during etching, detecting the positions and intensities of the first and second dopants, and calculating lateral homogeneity of the material in situ from the intensities of the first and second dopants.Type: GrantFiled: May 15, 2012Date of Patent: August 27, 2013Assignee: GLOBALFOUNDRIES Inc.Inventors: Dmytro Chumakov, Peter Baars
-
Patent number: 8507908Abstract: A probe comprises: contact parts to be electrically connected to input/output terminals of an IC device built in a semiconductor wafer under test; interconnect parts at the front ends of which the contact parts are provided; a plurality of beam parts on the top surface of which the interconnect parts are provided along the longitudinal direction; and a base part supporting the plurality of beam parts all together in a cantilever fashion, the beam parts are supported by the base part at a rear end region of the beam parts, and grooves are provided between the adjoining beam parts in the rear end region.Type: GrantFiled: July 3, 2007Date of Patent: August 13, 2013Assignee: Advantest CorporationInventor: Koichi Wada
-
Patent number: 8502553Abstract: A semiconductor package test apparatus having a test head and a test handler is provided. The semiconductor package test apparatus may include an insert in which a plurality of semiconductor packages are stacked and received in an offset fashion. Further, the semiconductor package test apparatus may include a plurality of sockets located adjacent to the insert and each of the inserts may have a plurality of socket pins. The sockets have different surface levels and are aligned with the semiconductor packages.Type: GrantFiled: January 17, 2011Date of Patent: August 6, 2013Assignee: Samsung Electronics Co., Ltd.Inventor: Soon-Geol Hwang
-
Patent number: 8501501Abstract: A sample with at least a first structure and a second structure is measured and a first model and a second model of the sample are generated. The first model models the first structure as an independent variable and models the second structure. The second model of the sample models the second structure as an independent variable. The measurement, the first model and the second model together to determine at least one desired parameter of the sample. For example, the first structure may be on a first layer and the second structure may be on a second layer that is under the first layer, and the processing of the sample may at least partially remove the first layer, wherein the second model models the first layer as having a thickness of zero.Type: GrantFiled: July 26, 2012Date of Patent: August 6, 2013Assignee: Nanometrics IncorporatedInventors: Ye Feng, Zhuan Liu
-
Patent number: 8501505Abstract: In embodiments of the current invention, methods of combinatorial processing and a test chip for use in these methods are described. These methods and test chips enable the efficient development of materials, processes, and process sequence integration schemes for semiconductor manufacturing processes. In general, the methods simplify the processing sequence of forming devices or partially formed devices on a test chip such that the devices can be tested immediately after formation. The immediate testing allows for the high throughput testing of varied materials, processes, or process sequences on the test chip. The test chip has multiple site isolated regions where each of the regions is varied from one another and the test chip is designed to enable high throughput testing of the different regions.Type: GrantFiled: December 31, 2012Date of Patent: August 6, 2013Assignee: Intermolecular, Inc.Inventors: Guarav Verma, Tony P. Chiang, Imran Hashim, Sandra G. Malhotra, Prashant B. Phatak, Kurt H. Weiner
-
Publication number: 20130196458Abstract: In a method of testing a plurality of through silicon vias (TSVs) chained together by interconnect on a substrate, a test signal is applied to a first test pad among a plurality of test pads, and a return signal is measured at a second test pad among the plurality of test pads. At least one test pad of the plurality of test pads is grounded to the substrate. The remaining test pads of the plurality of test pads are either connected to the plurality of chained TSVs or are grounded.Type: ApplicationFiled: March 13, 2013Publication date: August 1, 2013Applicant: Taiwan Semiconductor Manufacturing Company, Ltd.Inventor: Taiwan Semiconductor Manufacturing Company, Ltd.
-
Patent number: 8497695Abstract: A semiconductor device (1) detecting damage to the peripheral part of a chip which could potentially grow into a defect includes: a wire (3) formed along the outer periphery of a semiconductor chip (2d) to detect damage; a detection circuit (4) provided in the semiconductor chip (2) to supply a detection signal to the wire (3) to detect a break in the wire (3); an output terminal (5) for outputting the detection signal having passed through the wire (3); an internal circuit (6) provided in the semiconductor chip (2); an output switching circuit (7) selecting either an output signal of the internal circuit (6) or the detection signal having passed the wire (3) for output to the output terminal (5); a heating element (15a) heating the peripheral part of the chip; a power supply circuit (16) supplying power to the heating element; and a temperature detection/control circuit (17) controlling the heating by the heating element.Type: GrantFiled: June 13, 2007Date of Patent: July 30, 2013Assignee: Sharp Kabushiki KaishaInventors: Chiaki Matoba, Kei Kobayashi
-
Publication number: 20130175599Abstract: Embodiments of structures and methods for determining operating characteristics of a non-volatile memory transistor comprising a charge-storage-layer and a tunneling-layer are described.Type: ApplicationFiled: March 26, 2012Publication date: July 11, 2013Applicant: CYPRESS SEMICONDUCTOR CORPORATIONInventors: Yu Yang, Krishnaswamy Ramkumar
-
Patent number: 8481346Abstract: An aspect of the present invention relates to a method of analyzing an iron concentration of a boron-doped p-type silicon wafer by a SPV method, which comprises subjecting the wafer to Fe—B pair separation processing by irradiation with light and determining the iron concentration based on a change in a minority carrier diffusion length following the separation processing. The iron concentration is calculated with a calculation equation comprising a minority carrier diffusion length LAF1 measured after the separation processing, a minority carrier diffusion length LAF2 measured after a prescribed time has elapsed following measurement of LAF1, and dependence on time of recombination of Fe—B pairs separated by the separation processing. The calculation equation is derived by assuming that the irradiation with light causes boron atoms and oxygen atoms in the wafer to form a bonded product, and by assuming that the bonded product has identical influences on LAF1 and LAF2.Type: GrantFiled: July 27, 2011Date of Patent: July 9, 2013Assignee: Sumco CorporationInventors: Ryuji Ohno, Fumio Iga
-
Publication number: 20130168673Abstract: An apparatus comprising connecting IDVMON monitors with through silicon vias (TSV) to allow the monitors to be connected to probe pads located on the backside of the wafer. Because the backside of the wafer have significantly more space than the front side, the probe pads for IDVMON can be accommodated without sacrificing the silicon area.Type: ApplicationFiled: January 3, 2012Publication date: July 4, 2013Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Xiaojun Yu, Anda C. Mocuta, Toshiaki Kirihata
-
Patent number: 8476630Abstract: A pattern of conductive ink is disposed on the topside of the unsingulated integrated circuits of a wafer, and, typically after wafer probing, the pattern of conductive ink is removed. The conductive ink pattern provides an electrical pathway between bond pads on an integrated circuit and large contact pads disposed on the topside of the integrated circuit. Each of the large contact pads is much greater in area than the corresponding bond pads, and are spaced apart so that the pitch of the large contact pads is much greater than that of the bond pads. In one aspect of the present invention, the conductive ink includes a mixture of conductive particles and wafer bonding thermoset plastic. In another aspect of the present invention, the conductive ink is heated and disposed on a wafer by an ink jet printing system.Type: GrantFiled: December 8, 2011Date of Patent: July 2, 2013Assignee: Advanced Inquiry Systems, Inc.Inventor: Morgan T. Johnson
-
Patent number: 8461022Abstract: Methods and apparatus for aligning a substrate in a process chamber are provided herein. In some embodiments, an apparatus may include a process chamber having an interior volume for processing a substrate therein; and a substrate positioning system configured to determine a substrate position within the interior volume, wherein the substrate positioning system determines the substrate position in two dimensions by the interaction of a first position and a second position along an edge of a substrate with two beams of electromagnetic radiation provided by the substrate positioning system.Type: GrantFiled: April 20, 2010Date of Patent: June 11, 2013Assignee: Applied Materials, Inc.Inventors: Blake R. Koelmel, Bruce E. Adams, Theodore P. Moffitt