Having Stacked Capacitor Structure (e.g., Stacked Trench, Buried Stacked Capacitor, Etc.) Patents (Class 438/387)
-
Patent number: 6734483Abstract: A production of a capacitor includes the simultaneous production, in at least part of an intertrack insulating layer (3) associated with a given metallization level, on the one hand, of the two electrodes (50, 70) and of the dielectric layer (60) of the capacitor and, on the other hand, of a conducting trench (41) which laterally extends the lower electrode of the capacitor, is electrically isolated from the upper electrode and has a transverse dimension smaller than the transverse dimension of the capacitor, and the production, in the interlevel insulating layer (8) covering the intertrack insulating layer, of two conducting pads (80, 81) which come into contact with the upper electrode of the capacitor and with the conducting trench, respectively.Type: GrantFiled: August 17, 2001Date of Patent: May 11, 2004Assignee: STMicroelectronics S.A.Inventors: Yves Morand, Jean-Luc Pelloie
-
Patent number: 6734059Abstract: A semiconductor device and method of making the same is provided having enhanced isolation between the bit line contact and the gate region of the semiconductor device. A gate conductor spacer and a recess fill material provide the enchanced isolation. The recess fill material substantially fills a recess defined by the gate conductor spacer and has a different composition than the gate conductor spacer.Type: GrantFiled: November 19, 2002Date of Patent: May 11, 2004Assignee: Infineon Technologies AGInventor: Klaus Hummler
-
Patent number: 6723600Abstract: A method for making a metal-insulator-metal capacitive structure includes depositing a copper barrier and seed layer over a support structure such as an inter-level dielectric layer, forming a dielectric over the copper barrier and seed layer, and then forming a forming a metal layer over the dielectric. The copper barrier and seed layer forms a bottom plate of a capacitor, and the metal layer forms the upper plate which is separated from the bottom plate by the dielectric. By forming the bottom plate from a copper barrier and seed layer, reduced sheet resistance and surface roughness is achieved, both of which enhance the performance of the capacitor. This performance is further enhanced by forming the capacitor to have a damascene structure. Preferably, at least one conductive interconnect is formed simultaneously with the formation of the capacitor. This is made possible, at least in part, by forming the interconnect using a plate-through mask technique.Type: GrantFiled: April 18, 2001Date of Patent: April 20, 2004Assignee: International Business Machines CorporationInventors: Kwong H. Wong, Xian J. Ning
-
Patent number: 6716696Abstract: A method of forming a bottle-shaped trench in a semiconductor substrate. First, the semiconductor substrate is selectively etched to form a trench, wherein the trench has a top portion and a bottom portion. An oxide film is then formed on the top portion of the trench. Next, the semiconductor substrate is etched through the bottom portion of the trench with a diluted ammonia solution as the etchant to form a bottle-shaped trench followed by removal of the oxide film.Type: GrantFiled: July 26, 2002Date of Patent: April 6, 2004Assignee: Nanya Technology CorporationInventors: Yi-Nan Chen, Hsien-Wen Liu
-
Patent number: 6709945Abstract: A method used during the formation of a semiconductor device comprises forming a first portion of a digit line contact plug before forming storage capacitors. Subsequent to forming storage capacitors, a second portion of the digit line plug is formed to contact the first portion, then the digit line runner is formed to contact the second plug portion. A structure resulting from the process is also described.Type: GrantFiled: January 16, 2001Date of Patent: March 23, 2004Assignee: Micron Technology, Inc.Inventor: Brent A. McClure
-
Publication number: 20040051129Abstract: Integrated circuit capacitors in which the capacitor dielectric is a thin film of BST having a grain size smaller than 200 nanometers formed above a silicon germanium substrate. Typical grain sizes are 40 nm and less. The BST is formed by deposition of a liquid precursor by a spin-on process. The original liquid precursor includes an alkoxycarboxylate dissolved in 2-methoxyethanol and a xylene exchange is performed just prior to spinning. The precursor is dried in air at a temperature of about 400° C. and then furnace annealed in oxygen at a temperature of between 600° C. and 850° C.Type: ApplicationFiled: August 28, 2003Publication date: March 18, 2004Applicants: Symetrix Corporation, Matsushita Electric Industrial Co., Ltd.Inventors: Carlos A. Paz de Araujo, Masamichi Azuma, Larry D. McMillan, Koji Arita
-
Patent number: 6699747Abstract: In a method for forming a trench capacitor a first layer of silicon oxide is deposited in a storage trench and a layer of silicon is deposited over the first layer by a chemical vapor deposition process. A layer of an oxidizable metal is deposited over the layer of silicon. The layer of silicon and the layer of the oxidizable metal are subsequently oxidized to form a layer of silicon oxide and metal oxide.Type: GrantFiled: November 18, 2002Date of Patent: March 2, 2004Assignee: Infineon Technologies AGInventors: Alexander Ruff, Wilhelm Kegel, Wolfram Karcher, Martin Schrems
-
Patent number: 6699751Abstract: A method of fabricating a capacitor in semiconductor devices includes forming an insulating interlayer on a semiconductor substrate; forming a contact hole in the insulating interlayer to expose a portion of the semiconductor substrate; forming a plug in the contact hole to be in contact with the semiconductor substrate; forming an adhesive layer, a first barrier layer and a first lower electrode on the insulating interlayer successively; selectively removing portions of the adhesive layer, the first barrier layer and the first lower electrode to define exposed sides of the adhesive layer, the first barrier layer and the first lower electrode; forming a second barrier layer at sides of the adhesive layer; forming a second lower electrode at the sides of the first and second barrier layers; forming a dielectric layer on the first lower electrode and second lower electrode; and forming an upper electrode on the dielectric layer.Type: GrantFiled: July 9, 2002Date of Patent: March 2, 2004Assignee: Hynix Semiconductor Inc.Inventor: Ki-Young Oh
-
Patent number: 6696345Abstract: Described is a CMOS transistor structure with a multi-layered gate electrode structure and a method of fabrication. The gate electrode structure has a three-layered metallic gate electrode and a polysilicon layer. The first metallic layer acts as a barrier to prevent the second metallic layer from reacting with an underlying dielectric. The second metallic layer acts to set the work function of the gate electrode structure. The third metallic layer acts as a barrier to prevent the second metallic layer from reacting with the polysilicon layer. The method of fabricating the gate electrode structure includes forming the three metallic layers thick enough that each layer provides the barrier and work-function setting functions mentioned above, but also thin enough that a subsequent wet-etch can be performed without excessive undercutting of the metallic layers.Type: GrantFiled: January 7, 2002Date of Patent: February 24, 2004Assignee: Intel CorporationInventors: Robert Chau, Mark Doczy, Brian Doyle, Jack Kavalieros
-
Patent number: 6693015Abstract: A capacitor having improved size for enhanced capacitance and a method of forming the same are disclosed. In one embodiment, the capacitor is a stacked container capacitor used in a dynamic random access memory circuit. The capacitor provides a capacitor that has high storage capacitance which provides an increased efficiency for a cell without an increase in the size of the cell.Type: GrantFiled: August 14, 2001Date of Patent: February 17, 2004Assignee: Micron Technology, Inc.Inventor: Robert K. Carstensen
-
Patent number: 6689643Abstract: There is a need for adjustable capacitors for use in LC or RC matching networks in micro-circuits. This has been achieved by forming a set of individual capacitors that share a common bottom electrode. The areas of the top electrodes of these individual capacitors are chosen to be in an integral ratio to one another so that they can be combined to produce any capacitance within a range of unit values. For example, if four capacitors whose areas are in the ratio of 5:2:1:1, are provided, then any capacitance in a range of from 1 to 9 can be generated, depending on how the top electrodes are connected. Such connections can be hard-wired within the final wiring level to provide a factory adjustable capacitor or they can be connected through field programmable devices to produce a field programmable capacitor. A process for manufacturing the device is also described.Type: GrantFiled: April 25, 2002Date of Patent: February 10, 2004Assignee: Chartered Semiconductor Manufacturing Ltd.Inventors: Wei Hua Cheng, Daniel Yen, Chit Hwei Ng, Marvin Liao
-
Publication number: 20040023464Abstract: A method for fabricating a deep trench capacitor for dynamic memory cells in which a trench is etched into the depth of a semiconductor substrate, and wherein the interior of the trench is provided with a doping and a dielectric and is filled with a conductive material as an inner electrode. The inner electrode and the dielectric are etched back within a collar region, and a collar is formed using a collar process comprising a collar oxide deposition and etching back of the collar oxide on the substrate surface and in the trench as far as the inner electrode, after which the inner electrode is completed by further steps of depositing and etching back conductive layers. Prior to the doping a masking layer is applied to the collar region of the trench, and this masking layer is removed again before the collar process. Before the dielectric is applied the surface of the lower regions of the trench outside the collar region a layer of grains of conductive material is applied.Type: ApplicationFiled: June 19, 2003Publication date: February 5, 2004Inventors: Dietmar Temmler, Anke Krasemann
-
Patent number: 6686239Abstract: A capacitor is disposed on a semiconductor substrate and includes an interlayer dielectric layer pattern with first and second openings, which expose the semiconductor substrate in predetermined regions, respectively. A sidewall and a bottom of the first opening are covered with a first lower electrode, and a sidewall and a bottom of the second opening is covered with a second lower electrode. Inner walls of the first and second lower electrodes are covered with an upper dielectric layer. The upper dielectric layer is covered with first and second upper electrodes at the first and second openings, respectively. A lower dielectric layer pattern intervenes between the second lower electrode and the upper dielectric layer. The method includes forming and patterning an interlayer dielectric layer on a semiconductor substrate, thereby forming an interlayer dielectric layer pattern with first and second openings, which expose the semiconductor substrate, respectively.Type: GrantFiled: December 16, 2002Date of Patent: February 3, 2004Assignee: Samsung Electronics Co., Ltd.Inventors: Yoon-Suk Nam, Duck-Hyung Lee
-
Patent number: 6683341Abstract: A parallel-plate, voltage-variable capacitor is designed to have an increased current conducting perimeter relative to its area. In one approach, the perimeter is increased by changing the shape of the plates. In another approach, the varactor is implemented by a number of disjoint plates, which are coupled in parallel.Type: GrantFiled: May 10, 2002Date of Patent: January 27, 2004Assignee: Agile Materials & Technologies, Inc.Inventor: Robert A. York
-
Patent number: 6682970Abstract: A semiconductor structure includes a dielectric layer having first and second opposing sides. A conductive layer is adjacent to the first side of the dielectric layer and is coupled to a first terminal, and a conductive barrier layer is adjacent to the second side of the dielectric layer and is coupled to a second terminal. The conductive barrier layer may be formed from tungsten nitride, tungsten silicon nitride, titanium silicon nitride or other barrier material.Type: GrantFiled: October 19, 2000Date of Patent: January 27, 2004Assignee: Micron Technology, Inc.Inventors: Randhir P. S. Thakur, Garry A. Mercaldi, Michael Nuttall
-
Patent number: 6677197Abstract: In a process for preparing a DT DRAM for sub 100 nm groundrules that normally require the formation of a collar after the bottle formation, the improvement of providing a collar first scheme by forming a high aspect ration PBL SiN barrier, comprising: a) providing a semiconductor structure after SiN node deposition and DT polysilicon fill; b) depositing a poly buffered LOCOS (PBL) Si liner; c) subjecting the PBL liner to oxidation to form a pad oxide and depositing a SiN barrier layer; d) depositing a silicon mask liner; e) subjecting the DT to high directional ion implantation (I/I) using a p-dopant; f) employing a selective wet etch of unimplanted Si with an etch stop on SiN; g) subjecting the product of step f) to a SiN wet etch with an etch stop on the pad oxide; h) affecting a Si liner etch with a stop on the pad oxide; i) oxidizing the PBL Si liner and affecting a barrier SiN strip; j) providing a DT polysilicon fill and performing a poly chemical mechanical polishing.Type: GrantFiled: December 31, 2001Date of Patent: January 13, 2004Assignee: Infineon Technologies AGInventors: Stephan Kudelka, Helmut Horst Tews
-
Patent number: 6667208Abstract: Disclosed is method for manufacturing a semiconductor device, wherein a photosensitive layer and a natural oxidation layer on a cell area and a peripheral circuit area are removed by dry etching while a capacitor of a DRAM device is manufactured, and a polysilicon layer which is not used in the following process is removed by controlling the composition ratio of CF4 gas and O2 gas and the change of pressure and electrical power in two steps so as to reduce the etching selection ratio of the photosensitive layer and the natural oxidation layer with respect to the polysilicon, whereby the remaining polysilicon is prevented regardless of the etching time and etching amount.Type: GrantFiled: June 28, 2002Date of Patent: December 23, 2003Assignee: Hynix Semiconductor IncInventors: Sang-ryong Oh, Jung-guk Kim, Jin-ho Park, Ki-won Nam
-
Patent number: 6664140Abstract: An integrated circuit includes first and second diodes that are electrically connected to a conductive line in antiparallel, to dissipate both positive and negative charges on the conductive line during plasma processing. The integrated circuit also includes a fuse for disconnecting one of the first and second diodes from the conductive line after the plasma processing, to thereby allow conduction of one of positive and negative charge on the conductive line after the plasma processing. Accordingly, integrated circuits are fabricated by forming a conductive line on an integrated circuit substrate and first and second diodes in the integrated circuit substrate that are electrically connected to the conductive line in antiparallel. Then, plasma processing is performed on the integrated circuit substrate including the conductive line and the first and second diodes, such that the first and second diodes dissipate both positive and negative charges on the conductive line during the plasma processing.Type: GrantFiled: January 16, 2002Date of Patent: December 16, 2003Assignee: Samsung Electronics Co., Ltd.Inventors: Ki-Young Lee, Dong-Gi Choi
-
Patent number: 6664167Abstract: A memory having a memory cell formed in a substrate and including a trench capacitor and a transistor and a method for producing the memory includes connecting the trench capacitor to the transistor with a self-aligned connection. The transistor at least partly covers the trench capacitor. The trench capacitor is filled with a conductive trench filling and an insulating covering layer is situated on the conductive trench filling. An epitaxial layer is situated above the insulating covering layer. The transistor is formed in the epitaxial layer. The self-aligned connection is formed in a contact trench and includes an insulation collar in which a conductive material is introduced. A conductive cap is formed on the conductive material.Type: GrantFiled: February 28, 2002Date of Patent: December 16, 2003Assignee: Infineon Technologies AGInventors: Dietmar Temmler, Herbert Benzinger, Wolfram Karcher, Catharina Pusch, Martin Schrems, Jürgen Faul
-
Patent number: 6664168Abstract: A method of making an on-die decoupling capacitor for a semiconductor device is described. That method comprises forming a first barrier layer on a conductive layer. The upper surface of the first barrier layer is modified to enable a dielectric layer with an acceptable nucleation density to be formed on the first barrier layer. A dielectric layer is formed on the first barrier layer, and a second barrier layer is formed on the dielectric layer.Type: GrantFiled: July 24, 2002Date of Patent: December 16, 2003Assignee: Intel CorporationInventors: Ebrahim Andideh, R. Scott List
-
Patent number: 6660580Abstract: The present invention relates to a capacitor of a semiconductor memory cell and a method of manufacturing the same wherein a capacitor includes a first insulation layer having a buried contact hole, formed on a semiconductor substrate, and a buried contact plug filling a portion of the buried contact hole. A diffusion barrier spacer is formed on an inner surface of the buried contact hole above the buried contact plug. A second insulation layer is formed, having a through hole larger than the buried contact hole, for exposing the diffusion barrier spacer and a top surface of the contact plug. A barrier layer is formed on the through hole and a lower electrode is formed on the barrier layer. A dielectric layer is formed on the lower electrode and an upper surface of the second insulation layer and an upper electrode is formed on the dielectric layer.Type: GrantFiled: May 10, 2002Date of Patent: December 9, 2003Assignee: Samsung Electronics Co., Ltd.Inventor: Kong-Soo Lee
-
Patent number: 6642099Abstract: There is provided a compound semiconductor device having a capacitor, to prevent a leakage current flowing between an upper electrode and a lower electrode of the capacitor via an insulating protective film. The compound semiconductor device comprises a first electrode of a capacitor formed on a compound semiconductor substrate via a first insulating film, a dielectric film of the capacitor formed on the first electrode, a second electrode of a capacitor formed on the dielectric film, a second insulating film for covering an upper surface and side surfaces of the second electrode, and an insulating protective film for covering the second insulating film, the dielectric film, the first electrode and the first insulating film, and having a hydrogen containing rate which is larger than the second insulating film.Type: GrantFiled: May 7, 2002Date of Patent: November 4, 2003Assignee: Fujitsu Quantum Devices LimitedInventors: Kenji Arimochi, Tsutom Igarashi, Mitsuji Nunokawa
-
Patent number: 6642563Abstract: A semiconductor memory including a ferroelectric gate capacitor structure includes an insulating interlayer formed on the surface of a semiconductor substrate. The insulating interlayer includes a hole at a position corresponding to a channel region. In the channel length direction, the hole extends across the channel region. A ferroelectric gate capacitor structure is formed in the hole. The ferroelectric gate capacitor structure includes a dielectric film, ferroelectric film, and upper electrode formed in this order from the substrate side.Type: GrantFiled: September 10, 2001Date of Patent: November 4, 2003Assignee: Kabushiki Kaisha ToshibaInventor: Hiroyuki Kanaya
-
Publication number: 20030203586Abstract: Metal-insulator-metal capacitor structures are formed in semiconductor substrates using an anodization procedure on deposited underlying metalization followed by deposition of the second metal and planarization by chemical-mechanical polishing or other procedures. The process is additive in character, as opposed to traditional subtractive etch processes for forming capacitor structures. In addition, the process can be used in damascene applications, and can be used to form a wide variety of capacitive structures while reducing the number of mask layers required for formation.Type: ApplicationFiled: April 25, 2003Publication date: October 30, 2003Inventors: Richard P. Volant, John M. Cotte, Kevin S. Petrarca, Kenneth J. Stein
-
Patent number: 6638815Abstract: In a vertical-transistor based semiconductor structure, the problem of making a reliable electrical connection between the node of the deep trench capacitor and the lower electrode of the vertical transistor is solved by; depositing a sacrificial insulator layer, forming a vertical hardmask on the inner trench walls above the sacrificial insulator, then stripping the insulator to expose the substrate walls; diffusing dopant into the substrate walls to form a self-aligned extension of the buried strap; depositing the final gate insulator; and then forming the upper portion of the vertical transistor.Type: GrantFiled: October 25, 2002Date of Patent: October 28, 2003Assignee: International Business Machines CorporationInventors: Gary Bela Bronner, Ramachandra Divakaruni
-
Patent number: 6635548Abstract: A method of forming an integrated circuit interconnect level capacitor is disclosed. In an exemplary embodiment, the method includes depositing a first insulator layer over an interconnect level surface of a semiconductor substrate having active devices. First and second conductive lines are formed in the first insulator layer, and the first insulator layer is etched to form a trench therein between the first and second conductive lines. A first conductive layer is deposited over the first and second conductive lines the said trench. A second insulator layer is deposited over the first conductive layer, and a second conductive layer is deposited over the second insulator layer. Then, a third conductive line is formed and disposed in the trench, the third conductive line overlying the second conductive barrier layer.Type: GrantFiled: October 26, 2001Date of Patent: October 21, 2003Assignee: International Business Machines CorporationInventors: Kerry Bernstein, Nicholas Theodore Schmidt, Anthony K. Stamper, Stephen Arthur St. Onge, Steven Howard Voldman
-
Patent number: 6635547Abstract: A capacitor having a double sided electrode for enhanced capacitance. In one embodiment, the double sided electrode capacitor is a stacked container capacitor used in a dynamic random access memory circuit. The double sided electrode is preferably formed of a conductive metal, provided that an oxide of the metal is conductive. The double sided electrode capacitor provides a capacitor that has high storage capacitance which provides an increased efficiency for a cell without an increase in the size of the cell.Type: GrantFiled: August 17, 2001Date of Patent: October 21, 2003Assignee: Micron Technology, Inc.Inventors: Scott J. DeBoer, Husam Al-Shareef, Randhir Thakur
-
Patent number: 6620676Abstract: A method for processing a semiconductor memory device is disclosed, the memory device including an array area and a support area thereon. In an exemplary embodiment of the invention, the method includes removing, from the array area, an initial pad nitride material formed on the device. The initial pad nitride material in the support area, however, is still maintained. Active device areas are then formed within the array area, wherein the initial pad nitride maintained in the support area helps to protect the support area from wet etch processes implemented during the formation of active device areas within the array area.Type: GrantFiled: June 29, 2001Date of Patent: September 16, 2003Assignee: International Business Machines CorporationInventors: Rajeev Malik, Larry Nesbit, Jochen Beintner, Rama Divakaruni
-
Patent number: 6620678Abstract: An integrated circuit device with high Q MIM capacitor and its forming process are disclosed. The MIM capacitor dielectric layer is formed of a material which has relatively high dielectric constant and can be used as an anti-reflection coating (ARC). In the process of patterning MIM capacitor electrodes, the MIM capacitor dielectric layer can be directly used as an anti-reflection layer. Therefore, there is no need to form an anti-reflection layer on the metal layer, and the complexity and the cost of forming process can decrease.Type: GrantFiled: September 23, 2002Date of Patent: September 16, 2003Assignee: Winbond Electronics Corp.Inventor: Ping Liou
-
Patent number: 6607954Abstract: A capacitor for a semiconductor memory device is fabricated by forming a mold layer on a semiconductor substrate that includes a peripheral circuit area and a cell array area which includes a plug in a buried contact hole. A hard mask layer pattern is formed on the mold layer. The mold layer is etched, using the hard mask layer pattern as an etch mask, to form a mold layer pattern. The hard mask layer pattern is then removed from the mold layer pattern or only partially etched back on the mold layer pattern. A capacitor lower electrode is formed along the walls of the buried contact hole and on a surface of the mold layer pattern. A capacitor dielectric layer is formed on the capacitor lower electrode and a capacitor upper electrode is formed on the capacitor dielectric layer.Type: GrantFiled: November 26, 2002Date of Patent: August 19, 2003Assignee: Samsung Electronics Co., Ltd.Inventors: Jeong-sic Jeon, Kyeong-koo Chi, Chang-jin Kang, Jin-hwan Hahm
-
Patent number: 6607963Abstract: The present invention discloses a method for forming a capacitor of a semiconductor device which can increase a capacitance and prevent a leakage current at the same time.Type: GrantFiled: May 31, 2001Date of Patent: August 19, 2003Assignee: Hynix Semiconductor Inc.Inventors: Kyong Min Kim, Han Sang Song
-
Patent number: 6605504Abstract: Semiconductor devices having trenches with buried straps therein preventing lateral out-diffusion of dopant are provided along with methods of fabricating such semiconductor devices.Type: GrantFiled: June 28, 2002Date of Patent: August 12, 2003Assignee: Infineon Technologies AGInventors: Venkatachalam C. JaiPrakash, Rajiv Ranade
-
Patent number: 6599798Abstract: The vertical DRAM capacitor with a buried LOCOS collar characterized by: a self-aligned bottle and gas phase doping; no consumption of silicon at the depth of the buried strap; no reduction of trench diameter; and a nitride layer to protect trench sidewalls during gas phase doping.Type: GrantFiled: July 24, 2001Date of Patent: July 29, 2003Assignee: Infineon Technologies AGInventors: Helmut Tews, Stephan Kudelka, Uwe Schroeder, Rolf Weis
-
Publication number: 20030134466Abstract: The invention encompasses a method of forming a silicon nitride layer. A substrate is provided which comprises a first mass and a second mass. The first mass comprises silicon and the second mass comprises silicon oxide. A sacrificial layer is formed over the first mass. While the sacrificial layer is over the first mass, a nitrogen-containing material is formed across the second mass. After the nitrogen-containing material is formed, the sacrificial layer is removed. Subsequently, a silicon nitride layer is formed to extend across the first and second masses, with the silicon nitride layer being over the nitrogen-containing material. Also, a conductivity-enhancing dopant is provided within the first mass. The invention also pertains to methods of forming capacitor constructions.Type: ApplicationFiled: January 8, 2003Publication date: July 17, 2003Inventors: Er-Xuan Ping, Zhiping Yin
-
Patent number: 6593187Abstract: A square poly-spacer and making of the same are disclosed. The square poly-spacer is formed adjacent a floating poly-gate sharing a common source line with another floating poly-gate. The common source line comprises polysilicon and is separated from the floating poly-gate by an intervening oxide spacer. The square poly-spacer is also separated from the floating gate by an intergate oxide layer, and serves as a control gate and communicates with a salicided word line formed over the square top of the poly-spacer. It is shown that a square poly-spacer can be formed advantageously by first chemical mechanical polishing a poly spacer and then performing an etch back of the polysilicon, rather than just performing an etch back only. The square top, rather than the continuously contoured sloping wall, prevents the bridging that can occur over a curved poly spacer to the substrate when a portion of the poly spacer surface is salicided to obtain a well behaving word line.Type: GrantFiled: August 27, 2001Date of Patent: July 15, 2003Assignee: Taiwan Semiconductor Manufacturing CompanyInventor: Chia-Ta Hsieh
-
Patent number: 6586300Abstract: A trench top isolation (TTI) layer (148) and method of forming thereof for a vertical DRAM. A first assist layer (134) is disposed over trench sidewalls (133) and trench capacitor top surfaces (131). A second assist layer (136) is disposed over the first assist layer (134). The second assist layer (136) is removed from over the trench capacitor top surface (131), and the first assist layer (134) is removed from the trench capacitor top surface (131) using the second assist layer (136) as a mask. The second assist layer (136) is removed, and a first insulating layer (140) is disposed over the first assist layer (134) and trench capacitor top surface (131). A second insulating layer (142) is disposed over the first insulating layer (140), and the second insulating layer (142) is removed from the trench sidewalls (133). The first insulating layer (140) and the first assist layer (134) are removed from the trench sidewalls (133).Type: GrantFiled: April 18, 2002Date of Patent: July 1, 2003Assignee: Infineon Technologies AGInventors: Klaus M. Hummler, Arnd R. Scholz
-
Patent number: 6583020Abstract: A method for fabricating a trench isolation for electrically active components in a semiconductor component. A mask is applied to a semiconductor substrate. Subsequently, a trench having side walls is formed in the semiconductor substrate by performing a dry etching process using at least one etching gas such that during the dry etching process, polymers are produced that at least partly cover the side walls of the trench and thereby at least partially protect the side walls against an etching attack from the etching gas. The etching gas is provided with a compound that is selected from the group consisting of at least one hydrocarbon compound and a fluorinated hydrocarbon compound. The trench is filled with an insulating oxide.Type: GrantFiled: September 11, 2001Date of Patent: June 24, 2003Assignee: Infineon Technologies AGInventors: Ines Uhlig, Jens Zimmermann, Stephan Wege
-
Patent number: 6583461Abstract: The semiconductor device comprises a capacitor electrode defining openings which are made in each insulating layer, are communicated with one another and have different diameters at least at their coupling portions, the capacitor electrode is formed to extend along the surfaces of the openings.Type: GrantFiled: August 27, 2001Date of Patent: June 24, 2003Assignee: Mitsubishi Denki Kabushiki KaishaInventors: Yuichi Yokoyama, Shunji Yasumura
-
Patent number: 6580112Abstract: An open can-type stacked capacitor is fabricated by forming a conductive layer (30, 130) outwardly of a substantially uneven surface (12, 112). A step (50, 150) is formed in an outer surface (32, 132) of the conductive layer (30, 130). A base (72, 172, 202) of a first electrode (70, 170, 200) is formed by removing a predetermined thickness (66, 166) of at least part of the conductive layer (30, 130). The base (72, 172, 202) is made of a portion of the conductive layer (30, 130) underlying the step (50, 150) by the predetermined thickness (66, 166). A sidewall (74, 174) of the first electrode (70, 170, 200) is formed. A dielectric layer (80) is formed outwardly of the first electrode (70, 170, 200). A second electrode (82) of the capacitor is formed outwardly of the dielectric layer (80).Type: GrantFiled: May 15, 2001Date of Patent: June 17, 2003Assignee: Texas Instruments IncorporatedInventors: Yoichi Miyai, Masayuki Moroi, Katsushi Boku, Toshiyuki Nagata
-
Patent number: 6576524Abstract: A method of making a flat capacitor includes forming at least one recess on an inside surface of a metal foil blank, leaving a surrounding peripheral flange. A coating performing as an electrode of the capacitor is applied to the inside surface of the metal foil blank and an ion-permeable separator is placed on that inside surface of the metal foil blank. A substantially planar anode with a protruding lead is placed in the recess with the lead extending through a hole of the metal foil blank. Thereafter, the metal foil blank is folded along a line intersecting the hole so that the anode is sandwiched between parts of the separator and the separator is in contact with the coating on the inside surface of the metal foil blank. In the folding process, parts of the peripheral flange of the metal foil blank are brought into contact with each other and these parts are sealed to each other to form a hermetically sealed metal foil case of the capacitor.Type: GrantFiled: July 20, 2001Date of Patent: June 10, 2003Assignee: Evans Capacitor Company IncorporatedInventors: David A. Evans, Ross Blakeney
-
Patent number: 6576523Abstract: A method for producing a laminate having resin layers and thin metal layers by repeating a process unit comprising a step of laminating a resin layer by applying a resin material, a step of depositing a patterning material on the resin layer and a step of laminating a thin metal layer, predetermined times on a turning support (511), wherein the patterning material is stuck on the surface of the resin layer in a noncontact way. A laminate comprising a large number of laminate units each comprising a resin layer and a thin metal layer divided at an electric insulation stripe part can be produced stably. The laminate is applicable to production of a high performance small capacitor at low cost.Type: GrantFiled: May 10, 2000Date of Patent: June 10, 2003Assignee: Matsushita Electric Industrial Co., Ltd.Inventors: Kazuyoshi Honda, Noriyasu Echigo, Masaru Odagiri, Nobuki Sunagare, Shinichi Suzawa
-
Patent number: 6576525Abstract: A damascene capacitor structure includes a recessed capacitor plate for preventing leakage and dielectric breakdown between the capacitor plates of the capacitor structure on the surface of the trenches and in the bottom corners of the trenches.Type: GrantFiled: March 19, 2001Date of Patent: June 10, 2003Assignee: International Business Machines CorporationInventor: Anthony K. Stamper
-
Patent number: 6573136Abstract: The present invention provides an easy post GC etch treatment that can remove vertical GC residues without affecting the support devices while ensuring a robust GC to vertical gate contact in all alignment scenarios. The conductive vertical gate contact of the present invention, in conjunction with any DT top isolation approach, allows for an aggressive post GC etch treatment to avoid gate to bit line shorts without compromising the contact between the GC and the vertical gate.Type: GrantFiled: May 30, 2002Date of Patent: June 3, 2003Assignee: Infineon Technologies AGInventor: Klaus Hummler
-
Publication number: 20030094646Abstract: A semiconductor device, including: a diffusion barrier layer composed of ternary compound elements formed on a substrate, wherein the diffusion barrier contains ruthenium, titanium and nitrogen; and a capacitor formed on the diffusion barrier layer, wherein the capacitor includes a bottom electrode formed on the diffusion barrier layer, a dielectric layer formed on the bottom electrode and a top electrode formed on the dielectric layer.Type: ApplicationFiled: August 16, 2002Publication date: May 22, 2003Inventor: Dong-Soo Yoon
-
Patent number: 6566190Abstract: A dynamic random access memory (DRAM) device having a vertical transistor and an internally-connected strap (ICS) to connect the transistor to the capacitor. The ICS makes no direct contact with the substrate. The DRAM cell operates at a substantially lower cell capacitance than that required for a conventional buried strap trench (BEST) cell without causing any negative impact on device performance. The lower cell capacitance also extends the feasibility of deep trench capacitor manufacturing technology without requiring new materials or processing methods. A method of manufacturing the DRAM includes forming a very thin Si layer on top of a DT cell while at the same time the method forms an isolated layer replacing a conventional collar. The formation of the SOI by internal thermal oxidation (ITO) makes the structure in such a manner that the device may be fully depleted.Type: GrantFiled: August 30, 2001Date of Patent: May 20, 2003Assignee: Promos Technologies, Inc.Inventors: Brian S. Lee, John Walsh
-
Patent number: 6559002Abstract: In a process for making a DT DRAM structure, the improvement of providing a surface area enhanced DT below the collar region and node capacitance that does not shrink with decreasing groundrule/cell size, comprising: a) providing a semiconductor substrate having a collar region and an adjacent region below the collar region, the collar region having SiO deposited thereon; b) depositing a SiN liner on said collar region and on the region below the collar; c) depositing a layer of a-Si on the SiN liner to form a micromask; d) subjecting the structure from step c) to an anneal/oxidation step under a wet environment at a sufficient temperature to form a plurality of oxide dot hardmasks; e) subjecting the SiN liner to an etch selective to SiO; f) subjecting the structure from step e) to a Si transfer etch using a chemical dry etch (CDE) selective to SiO to create rough Si surface; g) stripping SiO and the SiN; and forming a node and collar deposition.Type: GrantFiled: December 31, 2001Date of Patent: May 6, 2003Assignee: Infineon Technologies North America Corp.Inventors: Stephan Kudelka, Helmut Horst Tews, Stephen Rahn, Irene McStay, Uwe Schroeder
-
Patent number: 6558998Abstract: Integrated circuit comprising: at least one first and one second power supply terminal (418, 420), at least one active area (302, 304, 306, 308) formed in a thin layer (206) of a substrate and electrically connected to at least one of the power supply terminals. According to the invention, the circuit also comprises capacitive decoupling means formed by at least one dielectric capacitor (110, 112, 114) connected between the said, first and second power supply terminals and formed in a region of the substrate that is electrically insulated from the thin substrate layer (206). Applications include the manufacture of portable electronic equipment.Type: GrantFiled: February 15, 2002Date of Patent: May 6, 2003Inventors: Marc Belleville, Michel Bruel
-
Publication number: 20030082884Abstract: Two new processes are disclosed for forming a high quality dielectric layer. A first process includes a re-nitridation step following the oxidation of an SiN film in the formation of a dielectric layer. A second process includes a sequential nitridation step to form a SiN film in the formation of a dielectric layer. In a particular embodiment of the second process, sequential ammonia annealing at elevated temperatures is used to bake sequentially deposited thin nitride layers. By using these methods, dielectric films with higher capacitance and lower leakage current have been obtained. The methods described herein have been applied to a deep trench capacitor array, but is equally applicable for other device dielectrics including, but not limited to, stacked capacitor DRAMs.Type: ApplicationFiled: October 26, 2001Publication date: May 1, 2003Applicant: International Business Machine Corporation and Kabushiki Kaisha ToshibaInventors: Johnathan Faltermeier, Keitaro Imai, Rajarao Jammy, Takanori Tsuda
-
Patent number: 6555432Abstract: Disclosed is a capacitor construction for a more uniformly thick capacitor dielectric layer, and a method for fabricating the same. The method has special utility where the bottom electrode comprises composite layers over which the capacitor dielectric demonstrates differential growth during deposition. Exposed portions of an underlying first electrode layer, are covered either by a conductive or dielectric spacer, or by a dielectric padding. For the preferred embodiments, in which the bottom electrode comprises titanium carbonitride over rough polysilicon, a dielectric padding may be formed during a rapid thermal nitridation step, which causes silicon nitride to grow out of an exposed polysilicon sidewall. Alternatively, a sidewall spacer may be formed by deposition an additional layer of titanium nitride over the original titanim nitride strap, and performing a spacer etch.Type: GrantFiled: December 8, 2000Date of Patent: April 29, 2003Assignee: Micron Technology, Inc.Inventors: Gurtej S. Sandhu, J. Brett Rolfson
-
Patent number: 6552382Abstract: A scalable vertical DRAM cell structure comprising a scalable trench region and a self-aligned common-drain diffusion region are disclosed by the present invention, in which the scalable trench region comprises a deep-trench region having a vertical transistor and a second-type STI region being defined by a spacer technique. The scalable vertical DRAM cell structure can offer a DARM cell size equal to or smaller than 4F2 and is used to implement two contactless DRAM arrays. A first-type contactless DRAM array comprises a plurality of metal bit-lines integrated with planarized common-drain conductive islands and a plurality of highly conductive word-lines. A second-type contactless DRAM array comprises a plurality of metal word-lines integrated with planarized common-gate conductive islands over common-gate conductive connector islands and a plurality of common-drain conductive bit-lines.Type: GrantFiled: September 30, 2002Date of Patent: April 22, 2003Assignee: Intelligent Sources Development Corp.Inventor: Ching-Yuan Wu