Having Substrate Registration Feature (e.g., Alignment Mark) Patents (Class 438/401)
-
Patent number: 8227927Abstract: A chip package is disclosed. The package includes a carrier substrate and at least two semiconductor chips thereon. Each semiconductor chip includes a plurality of conductive pads. A position structure is disposed on the carrier substrate to fix locations of the semiconductor chips at the carrier substrate. A fill material layer is formed on the carrier substrate, covers the semiconductor chips and the position structure, and has a plurality of openings correspondingly exposing the conductive pads. A redistribution layer (RDL) is disposed on the fill material layer and is connected to the conductive pads through the plurality of openings. A protective layer covers the fill material layer and the RDL. A plurality of conductive bumps is disposed on the protective layer and is electrically connected to the RDL. A fabrication method of the chip package is also disclosed.Type: GrantFiled: October 7, 2010Date of Patent: July 24, 2012Inventors: Wei-Ming Chen, Shu-Ming Chang
-
Patent number: 8193591Abstract: Semiconductor devices (61) and methods (80-89, 100) are provided with dual passivation layers (56, 59). A semiconductor layer (34) is formed on a substrate (32) and covered by a first passivation layer (PL-1) (56). PL-1 (56) and part (341) of the semiconductor layer (34) are etched to form a device mesa (35). A second passivation layer (PL-2) (59) is formed over PL-1 (56) and exposed edges (44) of the mesa (35). Vias (90, 92, 93) are etched through PL-1 (56) and PL-2 (59) to the semiconductor layer (34) where source (40), drain (42) and gate are to be formed. Conductors (41, 43, 39) are applied in the vias (90, 92, 93) for ohmic contacts for the source-drain (40, 42) and a Schottky contact (39) for the gate. Interconnections (45, 47) over the edges (44) of the mesa (35) couple other circuit elements. PL-1 (56) avoids adverse surface states (52) near the gate and PL-2 (59) insulates edges (44) of the mesa (35) from overlying interconnections (45, 47) to avoid leakage currents (46).Type: GrantFiled: April 13, 2006Date of Patent: June 5, 2012Assignee: Freescale Semiconductor, Inc.Inventors: Bruce M. Green, Haldane S. Henry
-
Patent number: 8193647Abstract: A semiconductor device package includes a semiconductor device, a sealant, a first dielectric layer, an electrically conductive layer, and a second dielectric layer. The semiconductor device includes a contact pad, an active surface, and side surfaces, where the contact pad is disposed adjacent to the active surface. The semiconductor device is formed with a first alignment mark that is disposed adjacent to the active surface. The sealant envelopes the side surfaces of the semiconductor device and exposes the contact pad. The first dielectric layer is disposed adjacent to the sealant and the active surface, and defines a first aperture that exposes the contact pad. The electrically conductive layer is disposed adjacent to the first dielectric layer and is electrically connected to the contact pad through the first aperture. The second dielectric layer is disposed adjacent to the electrically conductive layer.Type: GrantFiled: January 6, 2010Date of Patent: June 5, 2012Assignee: Advanced Semiconductor Engineering, Inc.Inventors: Chuehan Hsieh, Hung-Jen Yang, Min-Lung Huang
-
Patent number: 8193649Abstract: A substrate for a display panel includes an alignment accuracy measurement mark which is used for measuring alignment accuracy between patterns on the substrate without decreasing an aperture ratio of a pixel. The substrate for a display panel includes the alignment accuracy measurement mark in an isolated configuration which is used for measuring alignment accuracy between a pattern of a gate signal line and an auxiliary capacitance line and a pattern of a source signal line and a drain line, where the alignment accuracy measurement mark has a shape such that at least one straight line portion is included, is formed in a layer where the pattern of the source signal line and the drain line is formed, and is positioned on the gate signal line.Type: GrantFiled: July 14, 2011Date of Patent: June 5, 2012Assignee: Sharp Kabushiki KaishaInventors: Tomoki Noda, Masanori Takeuchi, Kenji Enda
-
Publication number: 20120132984Abstract: A contact plug 40 electrically connected to an impurity diffusion region between sidewalls of an adjacent pair of memory cells 1 is provided to pass through an interlayer dielectric film 18. A side wall of a contact hole 41 is covered with a sealing film 42 denser than the interlayer dielectric film 18. The contact plug 40 includes a barrier metal film 43 formed to cover a surface of the sealing film 42 and a bottom surface portion of the contact hole 41 and a metal plug 44 embedded in the contact hole 41 in a state surrounded by the barrier metal film 43.Type: ApplicationFiled: February 2, 2012Publication date: May 31, 2012Applicant: ROHM CO., LTD.Inventors: Michihiko Mifuji, Yuichi Nakao, Toshikazu Mizukoshi, Bungo Tanaka, Taku Shibaguchi, Gentaro Morikawa
-
Publication number: 20120129315Abstract: A method for fabricating a semiconductor package includes the steps of: providing an alignment board having a plurality of openings and a plurality of alignment marks corresponding to the openings, respectively; disposing a plurality of chips on the alignment board at positions corresponding to the openings according to the alignment marks; pressing the alignment board with a carrier board having a soft layer disposed on one surface thereof so as to embed the chips in the soft layer of the carrier board; and removing the alignment board. As such, the positions of the chips are accurately positioned according to the alignment marks on the alignment board.Type: ApplicationFiled: January 12, 2011Publication date: May 24, 2012Applicant: SILICONWARE PRECISION INDUSTRIES CO., LTD.Inventors: Yeh-Chang Hu, Chung-Tang Lin, Hui-Min Huang, Yih-Jenn Jiang, Shih-Kuang Chiu
-
Patent number: 8183701Abstract: The present disclosure provides an integrated circuit. The integrated circuit includes a semiconductor substrate; a plurality of material layers formed on the semiconductor substrate, each of the material layers including a circuit pattern therein; and a plurality of diffraction-based periodic marks formed in the plurality of material layers and stacked in a same region. One of the diffraction-based periodic marks is different from at least one other of the diffraction-based periodic marks in pitch.Type: GrantFiled: July 29, 2009Date of Patent: May 22, 2012Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Chi-Yuan Shih, Sophia Wang, Heng-Hsin Liu, Heng-Jen Lee
-
Patent number: 8183129Abstract: Mark and method for integrated circuit fabrication with polarized light lithography. A preferred embodiment comprises a first plurality of elements comprised of a first component type, wherein the first component type has a first polarization, and a second plurality of elements comprised of a second component type, wherein the second component type has a second polarization, wherein the first polarization and the second polarization are orthogonal, wherein adjacent elements are of different component types. The alignment marks can be used in an intensity based or a diffraction based alignment process.Type: GrantFiled: January 26, 2010Date of Patent: May 22, 2012Assignee: Infineon Technologies AGInventors: Sajan Marokkey, Chandrasekhar Sarma, Alois Gutmann
-
Patent number: 8183123Abstract: A method of forming a mark in an IC fabricating process is described. Two parts of the mark each including a plurality of linear patterns are respectively defined by two exposure steps that either belong to two lithography processes respectively or constitute a double-exposure process including X-dipole and Y-dipole exposure steps.Type: GrantFiled: July 5, 2011Date of Patent: May 22, 2012Assignee: MACRONIX International Co., Ltd.Inventor: Chin-Cheng Yang
-
Patent number: 8183122Abstract: Exact alignment of a recrystallized region, which is to be formed in an amorphous or polycrystalline film, is facilitated. An alignment mark is formed, which is usable in a step of forming an electronic device, such as a thin-film transistor, in the recrystallized region. In addition, in a step of obtaining a large-grain-sized crystal-phase semiconductor from a semiconductor film, a mark structure that is usable as an alignment mark in a subsequent step is formed on the semiconductor film in the same exposure step. Thus, the invention includes a light intensity modulation structure that modulates light and forms a light intensity distribution for crystallization, and a mark forming structure that modulates light and forms a light intensity distribution including a pattern with a predetermined shape, and also forms a mark indicative of a predetermined position on a crystallized region.Type: GrantFiled: July 16, 2010Date of Patent: May 22, 2012Assignee: Sharp Kabushiki KaishaInventors: Hiroyuki Ogawa, Noritaka Akita, Yukio Taniguchi, Masato Hiramatsu, Masayuki Jyumonji, Masakiyo Matsumura
-
Patent number: 8178422Abstract: Provided is a method of fabricating a semiconductor device. The method includes providing a device substrate having a front side and a back side, the device substrate having a first refractive index, forming an embedded target over the front side of the device substrate, forming a reflective layer over the embedded target, forming a media layer over the back side of the device substrate, the media layer having a second refractive index less than the first refractive index, and projecting radiation through the media layer and the device substrate from the back side so that the embedded target is detected for a semiconductor process.Type: GrantFiled: March 31, 2009Date of Patent: May 15, 2012Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Alex Hsu, Shih-Chi Fu, Feng-Jia Shiu, Chia-Shiung Tsai
-
Publication number: 20120112370Abstract: According to one embodiment, a template includes a pattern part which is provided on a substrate and corresponds to a pattern of a semiconductor device, the pattern of the semiconductor device being to be transferred to a wafer, and an alignment mark part which is provided on the substrate, used for positioning of the substrate with respect to the wafer. The alignment mark part has a refractive index that is higher than a refractive index of the substrate.Type: ApplicationFiled: September 15, 2011Publication date: May 10, 2012Inventor: Yoshihito KOBAYASHI
-
Patent number: 8168545Abstract: Wafer-based solar cells are efficiently produced by extruding a dopant bearing material (dopant ink) onto one or more predetermined surface areas of a semiconductor wafer, and then thermally treating the wafer to cause diffusion of dopant from the dopant ink into the wafer to form corresponding doped regions. A multi-plenum extrusion head is used to simultaneously extrude interdigitated dopant ink structures having two different dopant types (e.g., n-type dopant ink and p-type dopant ink) in a self-registered arrangement on the wafer surface. The extrusion head is fabricated by laminating multiple sheets of micro-machined silicon that define one or more ink flow passages. A non-doping or lightly doped ink is co-extruded with heavy doped ink to serve as a spacer or barrier, and optionally forms a cap that entirely covers the heavy doped ink. A hybrid thermal treatment utilizes a gaseous dopant to simultaneously dope exposed portions of the wafer.Type: GrantFiled: January 20, 2011Date of Patent: May 1, 2012Assignee: Solarworld Innovations GmbHInventors: David K. Fork, Eric J. Shrader
-
Patent number: 8153499Abstract: A method of manufacturing a semiconductor wafer, the method including: providing a base wafer including a semiconductor substrate, metal layers and first alignment marks; transferring a monocrystalline layer on top of the metal layers, wherein the monocrystalline layer includes second alignment marks; and performing a lithography using at least one of the first alignment marks and at least one of the second alignment marks.Type: GrantFiled: September 27, 2011Date of Patent: April 10, 2012Assignee: MonolithIC 3D Inc.Inventors: Zvi Or-Bach, Deepak C. Sekar, Brian Cronquist, Israel Beinglass, Jan Lodewijk de Jong
-
Patent number: 8148233Abstract: A semiconductor power device includes a plurality of groups of stripe-shaped gate trenches extending in a silicon region over a substrate, and a plurality of stripe-shaped sinker trenches each extending between two adjacent groups of the plurality of groups of stripe-shaped gate trenches. The plurality of stripe-shaped sinker trenches extend from a top surface of the silicon region through the silicon region and terminate within the substrate. The plurality of stripe-shaped sinker trenches are lined with an insulator along the sinker trench sidewalls so that a conductive material filling each sinker trench makes electrical contact with the substrate along the bottom of the sinker trench and makes electrical contact with an interconnect layer along the top of the sinker trench.Type: GrantFiled: July 7, 2011Date of Patent: April 3, 2012Assignee: Fairchild Semiconductor CorporationInventors: Thomas E. Grebs, Gary M. Dolny
-
Patent number: 8148228Abstract: A method for manufacturing a semiconductor device that comprises implanting a first dopant type in a well region of a substrate to form implanted sub-regions that are separated by non-implanted areas of the well region. The method also comprises forming an oxide layer over the well region, such that an oxide-converted first thickness of the implanted sub-regions is greater than an oxide-converted second thickness of the non-implanted areas. The method further comprises removing the oxide layer to form a topography feature on the well region. The topography feature comprises a surface pattern of higher and lower portions. The higher portions correspond to locations of the non-implanted areas and the lower portions correspond to the implanted sub-regions.Type: GrantFiled: April 5, 2007Date of Patent: April 3, 2012Assignee: Texas Instruments IncorporatedInventors: Sameer Pendharkar, Binghua Hu, Xinfen Celia Chen
-
Patent number: 8148232Abstract: Methods and apparatuses for alignment are disclosed. An exemplary method includes providing a substrate having a device region and an alignment region; forming a first material layer over the substrate; forming a device feature and a dummy feature in the first material layer, wherein the device feature is formed in the device region and the dummy feature is formed in the alignment region; forming a second material layer over the first material layer; and forming an alignment feature in the second material layer, the alignment feature being disposed over the dummy feature in the alignment region. The device feature has a first dimension and the dummy feature has a second dimension, the second dimension being less than a resolution of an alignment mark detector.Type: GrantFiled: August 11, 2010Date of Patent: April 3, 2012Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Meng-Wei Chen, Chi-Chuang Lee, Chung-Hsien Lin
-
Patent number: 8143075Abstract: A semiconductor device manufacture method has the steps of: (a) forming a semiconductor device structure in a chip and alignment marks, respectively in a semiconductor wafer; (b) forming a workpiece layer above the semiconductor wafer; (c) exposing the alignment marks; (d) coating an electron beam resist film on the workpiece layer; (e) scanning the alignment marks with an electron beam to obtain plural position information on the alignment marks and obtaining differences between the plural position information; (f) removing abnormal values of position information in accordance with the difference between the plural position information; and (g) performing an electron beam exposure in accordance with plural position information of the alignment marks with the abnormal value being removed. An alignment mark detection precision can be improved in electron beam exposure.Type: GrantFiled: December 15, 2005Date of Patent: March 27, 2012Assignee: Fujitsu Semiconductor LimitedInventor: Takashi Maruyama
-
Patent number: 8138058Abstract: To provide a laser irradiation apparatus which performs alignment of an irradiated object and emits a laser beam precisely, a laser irradiation method, and a manufacturing method of a TFT with high reliability with the use of a method for precisely targeting a desired irradiation position of the laser beam. A substrate with marker is mounted on a stage formed using a material which transmits infrared light; a marker, which is provided in the substrate with marker mounted on the stage, is detected using a camera capable of sensing infrared light, and a position of the stage is controlled; a laser beam is emitted from a laser oscillator; the laser beam emitted from the laser oscillator is processed into a linear shape by an optical system, and the substrate with marker mounted on the stage is irradiated with the laser beam.Type: GrantFiled: November 19, 2007Date of Patent: March 20, 2012Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Koichiro Tanaka, Takatsugu Omata
-
Patent number: 8138089Abstract: A method, structure, system of aligning a substrate to a photomask. The method comprising: directing light through a clear region of the photomask in a photolithography tool, through a lens of the tool and onto a set of at least three diffraction minor arrays on the substrate, each diffraction minor array of the set of at least three diffraction minor arrays comprising a single row of minors, all mirrors in any particular diffraction minor array spaced apart a same distance, minors in different diffraction minor arrays spaced apart different distances; measuring an intensity of light diffracted from the set of at least three diffraction mirror arrays onto an array of photo detectors; and adjusting a temperature of the photomask or photomask and lens based on the measured intensity of light.Type: GrantFiled: July 6, 2011Date of Patent: March 20, 2012Assignee: International Business Machines CorporationInventors: Axel A. Granados, Benjamin A. Fox, Nathaniel J. Gibbs, Andrew B. Maki, Trevor J. Timpane
-
Patent number: 8138088Abstract: A manufacturing method of a structure by an imprint process includes a first imprint step of forming a first resin material layer by applying a first resin material onto a substrate and then transferring an imprint pattern of a mold onto the first resin material layer, a second imprint step of forming a second resin material layer by applying a second resin material onto the first resin material layer formed in the first imprint step and onto an area of the substrate adjacent to the first resin material layer and then transferring the imprint pattern of the mold onto the second resin material layer, and a step of forming a pattern by etching the first and second resin material layers.Type: GrantFiled: January 29, 2009Date of Patent: March 20, 2012Assignee: Canon Kabushiki KaishaInventors: Atsunori Terasaki, Shingo Okushima, Junichi Seki
-
Publication number: 20120061732Abstract: According to one embodiment, an information recording/reproducing device including a semiconductor substrate, a first interconnect layer on the semiconductor substrate, a first memory cell array layer on the first interconnect layer, and a second interconnect layer on the first memory cell array layer. The first memory cell array layer comprises an insulating layer having an alignment mark, and a stacked layer structure on the insulating layer and including a storage layer and an electrode layer. All of the layers in the stacked layer structure comprises a material with a permeability of visible light of 1% or more.Type: ApplicationFiled: September 9, 2011Publication date: March 15, 2012Inventors: Takahiro HIRAI, Tsukasa NAKAI, Kohichi KUBO, Chikayoshi KAMATA, Takayuki TSUKAMOTO, Shinya AOKI
-
Publication number: 20120058620Abstract: A method for manufacturing a semiconductor device comprises performing an exposing and developing process using an exposure mask including shading patterns and assistant patterns arranged in parallel to the shading patterns to prevent a scum phenomenon generated when a main pattern is formed in a cell region over a semiconductor substrate, thereby improving characteristics, reliability and yield of the semiconductor device. As a result, the method enables high-integration of the semiconductor device.Type: ApplicationFiled: November 15, 2011Publication date: March 8, 2012Applicant: Hynix Semiconductor Inc.Inventors: Joo Kyoung SONG, Hyoung Soon Yune
-
Publication number: 20120056315Abstract: A device includes a substrate, and an alignment mark including a conductive through-substrate via (TSV) penetrating through the substrate.Type: ApplicationFiled: September 2, 2010Publication date: March 8, 2012Applicant: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Hsin Chang, Fang Wen Tsai, Jing-Cheng Lin, Wen-Chih Chiou, Shin-Puu Jeng
-
Patent number: 8129201Abstract: A stacking apparatus that stacks chip assemblies each having a plurality of chips disposed continuously with circuit patterns and electrodes, includes: a plurality of stages each allowed to move arbitrarily, on which the chip assemblies are placed; a storage unit that stores an estimated extent of change in a position of an electrode at each chip, expected to occur as heat is applied to the chip assemblies placed on the plurality of stages during a stacking process; and a control unit that sets positions of the plurality of stages to be assumed relative to each other during the stacking process based upon the estimated extent of change in the position of the electrode at each chip provided from the storage unit and position information indicating positions of individual chips formed at the chip assemblies and controls at least one of the plurality of stages.Type: GrantFiled: August 22, 2008Date of Patent: March 6, 2012Assignee: Nikon CorporationInventor: Kazuya Okamoto
-
Patent number: 8124495Abstract: Provided are a semiconductor device and a method for its manufacture. In one example, the method includes forming an isolation structure having a first refraction index over a sensor embedded in a substrate. A first layer having a second refraction index that is different from the first refraction index is formed over the isolation structure. The first layer is removed from at least a portion of the isolation structure. A second layer having a third refraction index is formed over the isolation structure after the first layer is removed. The third refraction index is substantially similar to the first refraction index.Type: GrantFiled: January 26, 2007Date of Patent: February 28, 2012Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Tzu-Hsuan Hsu, Dun-Nian Yaung, Shou-Gwo Wuu, Ho-Ching Chien, Chien-Hsien Tseng, Jeng-Shyan Lin
-
Publication number: 20120045852Abstract: Embodiments of the invention generally provide apparatus and methods of screen printing a pattern on a substrate. In one embodiment, a patterned layer is printed onto a surface of a substrate along with a plurality of alignment marks. The locations of the alignment marks are measured with respect to a feature of the substrate to determine the actual location of the patterned layer. The actual location is compared with the expected location to determine the positional error of the patterned layer placement on the substrate. This information is used to adjust the placement of a patterned layer onto subsequently processed substrates.Type: ApplicationFiled: May 25, 2009Publication date: February 23, 2012Applicant: APPLIED MATERIALS, INC.Inventors: Andrea Baccini, Marco Galiazzo
-
Patent number: 8119493Abstract: A method of forming a semiconductor device includes the following processes. A first groove is formed in a semiconductor substrate. An insulating film is formed in the first groove. An interlayer insulating film is formed over the semiconductor substrate. A removing process is performed to remove a part of the interlayer insulating film and a part of the insulating film to form an alignment mark in the first groove.Type: GrantFiled: December 16, 2010Date of Patent: February 21, 2012Assignee: Elpida Memory, Inc.Inventor: Yohei Ota
-
Patent number: 8119992Abstract: Provided is a system for overlay measurement in semiconductor manufacturing that includes a generator for exposing an overlay target to radiation and a detector for detecting reflected beams of the overlay target. The reflected beams are for overlay measurement and include at least two different beams.Type: GrantFiled: August 7, 2009Date of Patent: February 21, 2012Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Hsiao-Tzu Lu, Chin-Hsiang Lin, Hua-Shu Wu, Chia-Hsiang Lin, Kuei Shun Chen
-
Publication number: 20120038021Abstract: Methods and apparatuses for alignment are disclosed. An exemplary method includes providing a substrate having a device region and an alignment region; forming a first material layer over the substrate; forming a device feature and a dummy feature in the first material layer, wherein the device feature is formed in the device region and the dummy feature is formed in the alignment region; forming a second material layer over the first material layer; and forming an alignment feature in the second material layer, the alignment feature being disposed over the dummy feature in the alignment region.Type: ApplicationFiled: August 11, 2010Publication date: February 16, 2012Applicant: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Meng-Wei Chen, Chi-Chuang Lee, Chung-Hsien Lin
-
Publication number: 20120032356Abstract: The invention relates to production of alignment marks on a semiconductor wafer with the use of a light-opaque layer (17), wherein, before the light-opaque layer (17) is applied, by means of the etching of cavities, free-standing pillar groups are produced in the cavities and then the light-opaque layer (17) is applied. The pillars are produced with a height of above 1 ?m, which, moreover, is greater than a thickness of the light-opaque layer (17) to be applied in the cavities as layer portions (17x; 17y). The cavities are formed with a width such that they are filled only partly with the layer portions (17x; 17y) when the light-opaque layer (17) is applied. The high, freely positioned alignment marks produced by the method as pillar series (16x; 16y), having a plurality of individual pillars (16a; 16a?) in a cavity (12a, 12y), of a scribing trench on the semiconductor wafer are likewise described.Type: ApplicationFiled: December 23, 2009Publication date: February 9, 2012Applicant: X-FAB SEMICONDUCTOR FOUNDRIES AGInventors: Steffen Reymann, Gerhard Fiehne, Uwe Eckoldt
-
Patent number: 8110462Abstract: The present invention relates to electrostatic discharge (ESD) protection circuitry. Multiple techniques are presented to adjust one or more ends of one or more fingers of an ESD protection device so that the ends of the fingers have a reduced initial trigger or breakdown voltage as compared to other portions of the fingers, and in particular to central portions of the fingers. In this manner, most, if not all, of the adjusted ends of the fingers are likely to trigger or fire before any of the respective fingers completely enters a snapback region and begins to conduct ESD current. Consequently, the ESD current is more likely to be distributed among all or substantially all of the plurality of fingers rather than be concentrated within one or merely a few fingers. As a result, potential harm to the ESD protection device (e.g., from current crowding) is mitigated and the effectiveness of the device is improved.Type: GrantFiled: February 16, 2006Date of Patent: February 7, 2012Assignee: Texas Instruments IncorporatedInventor: Robert Michael Steinhoff
-
Publication number: 20120028436Abstract: A method of manufacturing a semiconductor wafer, the method including: providing a base wafer including a semiconductor substrate, metal layers and first alignment marks; transferring a monocrystalline layer on top of the metal layers, wherein the monocrystalline layer includes second alignment marks; and performing a lithography using at least one of the first alignment marks and at least one of the second alignment marks.Type: ApplicationFiled: September 27, 2011Publication date: February 2, 2012Applicant: MonolithIC 3D Inc.Inventors: Zvi Or-Bach, Deepak C. Sekar, Brian Cronquist, Israel Beinglass, Jan Lodewijk de Jong
-
Publication number: 20120025344Abstract: An embodiment of a method for producing traceable integrated circuits includes forming on a wafer of semiconductor material functional regions for implementing specific functionalities of corresponding integrated circuits, forming at least one seal ring around each functional region of the corresponding integrated circuit, and forming on each integrated circuit at least one marker indicative of information of the integrated circuit. Forming on each integrated circuit at least one marker may include forming the at least one marker on at least a portion of the respective seal ring that is visible.Type: ApplicationFiled: July 29, 2011Publication date: February 2, 2012Applicant: STMICROELECTRONICS S.R.L.Inventor: Alberto PAGANI
-
Patent number: 8107079Abstract: A target system for determining positioning error between lithographically produced integrated circuit fields on at least one lithographic level. The target system includes a first target pattern on a lithographic field containing an integrated circuit pattern, with the first target pattern comprising a plurality of sub-patterns symmetric about a first target pattern center and at a same first distance from the first target pattern center. The target system also includes a second target pattern on a different lithographic field, with the second target pattern comprising a plurality of sub-patterns symmetric about a second target pattern center and at a same second distance from the second target pattern center. The second target pattern center is intended to be at the same location as the first target pattern center. The centers of the first and second target patterns may be determined and compared to determine positioning error between the lithographic fields.Type: GrantFiled: November 9, 2010Date of Patent: January 31, 2012Assignees: International Business Machines Corporation, Nanometrics IncorporatedInventors: Christopher P. Ausschnitt, Lewis A. Binns, Jaime D. Morillo, Nigel P. Smith
-
Publication number: 20120001337Abstract: In accordance with an embodiment, a structure comprises a substrate having a first area and a second area; a through substrate via (TSV) in the substrate penetrating the first area of the substrate; an isolation layer over the second area of the substrate, the isolation layer having a recess; and a conductive material in the recess of the isolation layer, the isolation layer being disposed between the conductive material and the substrate in the recess.Type: ApplicationFiled: June 30, 2010Publication date: January 5, 2012Applicant: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Chen-Yu Tsai, Shih-Hui Wang, Chien-Ming Chiu, Chia-Ho Chen, Fang Wen Tsai, Weng-Jin Wu, Jing-Cheng Lin, Wen-Chih Chiou, Shin-Puu Jeng, Chen-Hua Yu
-
Patent number: 8088539Abstract: In an exposure aligning method, a first shift amount indicating a shift amount of a lower layer pattern of an exposure target substrate from an origin point position is determined and a second shift amount indicating a shift amount of the lower layer pattern in at lease one past lot which has been processed before said exposure target substrate is processed, from the origin point position is determined. A third shift amount indicating a difference between the first shift amount and the second shift amount is calculated and a first correction value is determined based on the third shift amount. An exposure position of an exposure target pattern is adjusted based on the first correction value.Type: GrantFiled: May 15, 2009Date of Patent: January 3, 2012Assignee: Renesas Electronics CorporationInventor: Eiichirou Yamanaka
-
Publication number: 20110309532Abstract: A semiconductor structure includes a semiconductor substrate, formed on which are a first layer and a second layer, and an alignment-control mask. The alignment-control mask includes a first direction reference element, formed in a first region of the first layer and extending in a first alignment direction, and first position reference elements, formed in a first region of the second layer that corresponds to the first region of the first layer accommodating the first direction reference element. The first position reference elements are arranged in succession in the first alignment direction and in respective staggered positions with respect to a second alignment direction perpendicular to the first alignment direction.Type: ApplicationFiled: June 20, 2011Publication date: December 22, 2011Applicant: STMICROELECTRONICS S.R.L.Inventor: Emanuele Brenna
-
Patent number: 8080462Abstract: A method for forming a mark structure on a substrate comprising a plurality of lines. The lines extend parallel to each other in a first direction and are arranged with a pitch between each pair of lines that is directed in a second direction perpendicular to the first direction. The pitch between each pair of selected lines differs from the pitch between each other pair of selected lines.Type: GrantFiled: June 15, 2011Date of Patent: December 20, 2011Assignee: ASML Netherlands B.V.Inventor: Patrick Warnaar
-
Publication number: 20110304006Abstract: A method of protecting alignment marks from damage in a planarization process includes providing a substrate including a surface, forming trenches in the substrate from the surface, forming a first dielectric layer on the substrate, forming a second dielectric layer on the first dielectric layer, forming a patterned second dielectric layer by removing second dielectric over the trenches, resulting in openings defined by the trenches and the patterned second dielectric layer, forming a third dielectric layer on the patterned second dielectric layer, the third dielectric layer filling the openings, and planarizing the third dielectric layer by using the patterned second dielectric layer as a stop layer, resulting in residual third dielectric in the openings that includes a first portion in the substrate and a second portion above the surface of the substrate.Type: ApplicationFiled: June 11, 2010Publication date: December 15, 2011Inventors: Chiao-Wen Yeh, Chih-Hao Huang
-
Publication number: 20110306176Abstract: An IC alignment mark in a contact metal layer for use under an opaque layer, and a process for forming the alignment mark, are disclosed. The alignment mark includes contact metal fields, each several microns wide, with an array of PMD pillars in the interior, formed during contact etch, contact metal deposition and selective contact metal removal processes. The pillars are arrayed such that all exposed surfaces of the contact metal are planar. One configuration is a rectangular array in which every other row is laterally offset by one-half of the column spacing. Horizontal dimensions of the pillars are selected to maximize the contact metal fill factor, while providing sufficient adhesion to the underlying substrate during processing. The contact metal is at least 15 nanometers lower than the PMD layer surrounding the alignment mark, as a result of the contact metal removal process.Type: ApplicationFiled: December 9, 2010Publication date: December 15, 2011Applicant: TEXAS INSTRUMENTS INCORPORATEDInventors: Scott R. Summerfelt, Stephen A. Meisner, John B. Robbins
-
Patent number: 8076170Abstract: A backside illuminated image sensor comprises a sensor layer implementing a plurality of photosensitive elements of a pixel array, an oxide layer adjacent a backside surface of the sensor layer, and at least one dielectric layer adjacent a frontside surface of the sensor layer. The sensor layer further comprises a plurality of backside trenches formed in the backside surface of the sensor layer and arranged to provide isolation between respective pairs of the photosensitive elements. The backside trenches have corresponding backside field isolation implant regions formed in the sensor layer, and the resulting structure provides reductions in carrier recombination and crosstalk between adjacent photosensitive elements. The image sensor may be implemented in a digital camera or other type of digital imaging device.Type: GrantFiled: November 11, 2010Date of Patent: December 13, 2011Assignee: OmniVision Technologies, Inc.Inventor: Frederick T. Brady
-
Patent number: 8076214Abstract: A display substrate includes a signal line, a thin-film transistor (“TFT”), a key pattern, a light-blocking pattern, a color filter, a pixel electrode and an alignment key. The signal line and the key pattern are formed on a substrate. The TFT is electrically connected to the signal line. The light-blocking pattern is formed on the substrate and covers the signal line, the TFT and the key pattern. The color filter is formed in a unit pixel area of the substrate. The pixel electrode is formed on the color filter and is electrically connected to the TFT. The alignment key is formed on the light-blocking pattern, and a position of the alignment key on the substrate corresponds to a position of the key pattern on the substrate.Type: GrantFiled: February 11, 2009Date of Patent: December 13, 2011Assignee: Samsung Electronics Co., Ltd.Inventors: Sun-Young Chang, Byoung-Joo Kim, Sang-Hun Lee, Gwan-Soo Kim
-
Patent number: 8072000Abstract: A structure of power semiconductor device having dummy cells around edge of active area is disclosed. The UIS test result of said improved structure shows that failed site after UIS test randomly located in active area which means avalanche capability of the semiconductor power device is enhanced by implementation of the dummy cells.Type: GrantFiled: April 29, 2009Date of Patent: December 6, 2011Assignee: Force Mos Technology Co., Ltd.Inventor: Fu-Yuan Hsieh
-
Publication number: 20110294278Abstract: A method for manufacturing a semiconductor device which prevents damage to alignment marks used for alignment between a superjunction structure and process layers at subsequent steps. In the related art, recesses are made in a semiconductor substrate before the formation of the superjunction structure and used as alignment marks and in order to prevent damage to the alignment marks, the alignment marks are covered by an insulating film such as a silicon oxide film during the subsequent process of forming the superjunction structure, but the inventors have found that damage may penetrate the cover film, reach the semiconductor substrate and destroy the marks. In the method according to the invention, alignment marks for alignment between the superjunction structure and process layers at subsequent steps are formed after the formation of the superjunction structure.Type: ApplicationFiled: May 25, 2011Publication date: December 1, 2011Inventors: Satoshi EGUCHI, Hitoshi Seshimo, Naoko Shimizu
-
Publication number: 20110286690Abstract: A package for an electronic chip including an optical component protects the chip and the component, while allowing for an optical connection of the component with another optical device. This is achieved, in various embodiments, by forming a well in a protective material deposited over the chip to expose the optical component, and by providing alignment features in the protective material to align and connect the optical component with another optical device.Type: ApplicationFiled: May 20, 2010Publication date: November 24, 2011Inventors: Shrenik Deliwala, Dipak Sengupta
-
Patent number: 8063468Abstract: A semiconductor device includes a semiconductor chip, a moisture resistant ring provided in the semiconductor chip and having a chamfered flat part in a position corresponding to a corner of the semiconductor chip, and a first monitor pattern formed inside the moisture resistant ring. At least a part of the first monitor pattern is disposed inside an n-sided polygonal area (n is a natural number which is 4 or higher than 4) situated within the moisture resistant ring, and outside a quadrangular area situated inside the n-sided polygonal area. The n-sided polygonal area has a vertex at least at each of a first end and a second end of the chamfered flat part, and the quadrangular area has a vertex at least at a middle point of the chamfered flat part.Type: GrantFiled: September 10, 2008Date of Patent: November 22, 2011Assignee: Fujitsu Semiconductor LimitedInventors: Kazushi Fujita, Ryota Nanjo
-
Patent number: 8058136Abstract: A self-alignment method for a recess channel dynamic random access memory includes providing a substrate with a target layer, a barrier layer and a lining layer, wherein the target layer has shallow trench isolation structures; patternizing the lining layer, barrier layer and target layer to form recess trench channels; depositing a dielectric layer onto the recess trench channel; forming an ion doped region in the target layer; removing a portion of the dielectric layer to expose a portion of the recess trench channel; forming a filler layer covered onto the recess trench channel; removing a portion of the filler layer to expose a portion of the recess trench channel; forming a passivation layer onto the recess trench channel; removing the passivation layer on the lining layer; and removing the lining layer to form a plurality of structural monomers disposed at the recess trench channel and protruded from the target layer.Type: GrantFiled: June 30, 2010Date of Patent: November 15, 2011Assignee: Inotera Memories, Inc.Inventors: Chien-Hsun Chen, Tzung Han Lee, Chung-Lin Huang
-
Patent number: 8058137Abstract: A method of manufacturing a semiconductor wafer, the method including: providing a base wafer including a semiconductor substrate, metal layers and first alignment marks; transferring a monocrystalline layer on top of the metal layers, wherein the monocrystalline layer includes second alignment marks; and performing a lithography using at least one of the first alignment marks in a first direction and at least one of the second alignment marks in a second direction.Type: GrantFiled: April 11, 2011Date of Patent: November 15, 2011Assignee: Monolithic 3D Inc.Inventors: Zvi Or-Bach, Deepak C. Sekar, Brian Cronquist, Israel Beinglass, Jan Lodewijk de Jong
-
Patent number: 8058737Abstract: An electronic element wafer module is provided, in which a transparent support substrate is disposed facing a plurality of electronic elements formed on a wafer and a plurality of wafer-shaped optical elements are disposed on the transparent support substrate, where a groove is formed along a dicing line between the adjacent electronic elements, penetrating from the optical elements through the transparent support substrate, with a depth reaching a surface of the wafer or with a depth short of the surface of the wafer; and a light shielding material is applied on side surfaces and a bottom surface of the groove or is filled in the groove, and the light shielding material is applied or formed on a peripheral portion of a surface of the optical element, except for on a light opening in a center of the surface.Type: GrantFiled: August 12, 2009Date of Patent: November 15, 2011Assignee: Sharp Kabushiki KaishaInventors: Masahiro Hasegawa, Aiji Suetake