Air Isolation (e.g., Beam Lead Supported Semiconductor Islands, Etc.) Patents (Class 438/411)
-
Patent number: 8154103Abstract: A semiconductor device has a substrate, a source region formed on the surface portion of the substrate, a first insulating layer formed on the substrate, a gate electrode formed on the first insulating layer, a second insulating layer formed on the gate electrode, a body section connected with the source region, penetrating through the first insulating layer, the gate electrode and the second insulating layer, and containing a void, a gate insulating film surrounding the body section, and formed between the body section and the gate electrode, and a drain region connected with the body section.Type: GrantFiled: December 17, 2010Date of Patent: April 10, 2012Assignee: Kabushiki Kaisha TohibaInventors: Hiroyasu Tanaka, Hideaki Aochi, Ryota Katsumata, Masaru Kidoh, Yoshiaki Fukuzumi, Masaru Kito, Yasuyuki Matsuoka
-
Patent number: 8153503Abstract: The invention relates to a method for protecting the interior of at least one cavity (4) having a portion of interest (5) and opening onto a face of a microstructured element (1), consisting of depositing, on said face, a nonconformal layer (6) of a protective material, in which said nonconformal layer closes off the cavity without covering the portion of interest. The invention also relates to a method for producing a device comprising such a microstructured element.Type: GrantFiled: April 3, 2007Date of Patent: April 10, 2012Assignee: Commissariat a l'Energie AtomiqueInventors: Barbara Charlet, Hélène Le Poche, Yveline Gobil
-
Patent number: 8129264Abstract: A method of forming a dielectric layer having an air gap to isolate adjacent wirings or a gate stack of the semiconductor device is provided. A method of fabricating a semiconductor device includes providing a semiconductor substrate on which a plurality of wirings are formed adjacent to one another and forming a dielectric layer filling an upper portion of a space between the adjacent wirings to form air gaps by a thermal chemical vapor deposition method.Type: GrantFiled: July 28, 2008Date of Patent: March 6, 2012Assignee: Samsung Electronics Co., Ltd.Inventors: Jin-Gyun Kim, Bon-young Koo, Ki-hyun Hwang
-
Patent number: 8120015Abstract: A resonant structure is provided, including a first terminal, a second terminal which faces the first terminal, a wire unit which connects the first terminal and the second terminal, a third terminal which is spaced apart at a certain distance from the wire unit and which resonates the wire unit, and a potential barrier unit which is formed on the wire unit and which provides a negative resistance component. Accordingly, transduction efficiency can be enhanced.Type: GrantFiled: January 22, 2009Date of Patent: February 21, 2012Assignees: Samsung Electronics Co., Ltd., Korea University Industrial and Academic Collaboration FoundationInventors: Yun-Kwon Park, Sung-Woo Hwang, Jea-Shik Shin, Byeoung-Ju Ha, Jae-Sung Rieh, In-Sang Song, Yong-Kyu Kim, Byeong-Kwon Ju, Hee-Tae Kim
-
Patent number: 8071459Abstract: A method of sealing an air gap in a layer of a semiconductor structure comprises providing a first layer of the semiconductor structure having at least one air gap for providing isolation between at least two conductive lines formed in the first layer. The at least one air gap extends into the first layer from a first surface of the first layer. The method further comprises forming a barrier layer of a barrier dielectric material over the first surface of the first layer and the at least one air gap. The barrier dielectric material is selected to have a dielectric constant less than 3.5 and to provide a barrier to prevent chemicals entering the at least one air gap.Type: GrantFiled: April 17, 2008Date of Patent: December 6, 2011Assignee: Freescale Semiconductor, Inc.Inventors: Greg Braeckelmann, Marius Orlowski, Andreas Wild
-
Patent number: 8067740Abstract: An image sensor includes a semiconductor substrate; first pixels laid out above cavities provided within the semiconductor substrate, the first pixels converting thermal energy generated by incident light into an electric signal; supporting parts connected between the first pixels and the semiconductor substrate, the supporting parts supporting the first pixels above the cavities; and second pixels fixedly provided on the semiconductor substrate without via the cavities, wherein a plurality of the first pixels and a plurality of the second pixels are laid out two-dimensionally to form a pixel region, and each of the second pixels is adjacent to the first pixels.Type: GrantFiled: July 24, 2009Date of Patent: November 29, 2011Assignee: Kabushiki Kaisha ToshibaInventors: Keita Sasaki, Hideyuki Funaki, Hiroto Honda, Ikuo Fujiwara, Koichi Ishii, Hitoshi Yagi
-
Patent number: 8067291Abstract: To provide a manufacturing method of a MOS field-effect transistor in which such a structure is adopted that SiGe having a large lattice constant is embedded immediately below a channel and distortion is effectively introduced in a channel Si layer so that mobility of electrons or holes are drastically improved, thereby realizing high-speed operation and low power consumption. A stressor 2 composed of silicon germanium is formed in a portion in an active region that is separated by an insulating film formed on a silicon substrate, a silicon channel layer 1 composed of silicon is formed above the stressor, and a tensile stress layer 10 is formed so as to surround a gate electrode and a sidewall formed on the gate electrode.Type: GrantFiled: March 13, 2007Date of Patent: November 29, 2011Assignee: Fujitsu Semiconductor LimitedInventor: Masashi Shima
-
Patent number: 8048760Abstract: In various embodiments, semiconductor structures and methods to manufacture these structures are disclosed. In one embodiment, a structure includes a dielectric material and a void below a surface of a substrate. The structure further includes a doped dielectric material over the dielectric material, over the first void, wherein at least a portion of the dielectric material is between at least a portion of the substrate and at least a portion of the doped dielectric material. Other embodiments are described and claimed.Type: GrantFiled: July 9, 2010Date of Patent: November 1, 2011Assignee: HVVi Semiconductors, Inc.Inventors: Bishnu Prasanna Gogoi, Michael Albert Tischler
-
Patent number: 8022501Abstract: The present invention relates to a semiconductor device and a method for isolating the same. The semiconductor device includes: a silicon substrate provided with a trench including at least one silicon pillar at a bottom portion of the trench, wherein the silicon pillar become sidewalls of micro trenches; and a device isolation layer selectively and partially filled into the plurality of micro trenches.Type: GrantFiled: July 16, 2009Date of Patent: September 20, 2011Assignee: Hynix Semiconductor Inc.Inventor: Seung-Ho Pyi
-
Patent number: 8017420Abstract: Provided is a method of forming optical waveguide. The method includes forming a trench on a semiconductor substrate to define an active portion, and partially oxidizing the active portion. An non-oxidized portion of the active portion is included in a core through which an optical signal passes, and an oxidized portion of the active portion is included in a cladding.Type: GrantFiled: June 25, 2009Date of Patent: September 13, 2011Assignee: Electronics and Telecommunications Research InstituteInventors: In-Gyoo Kim, Dong-Woo Suh, Gyung-Ock Kim
-
Patent number: 7994064Abstract: Ions are implanted into a silicon donor body, defining a cleave plane. A first surface of the donor body is affixed to a receiver element, and a lamina is exfoliated at the cleave plane, creating a second surface of the lamina. There is damaged silicon at the second surface, which will compromise the efficiency of a photovoltaic cell formed from the lamina. A selective etchant, having an etch rate which is positively correlated with the concentration of structural defects in silicon, is used to remove the damaged silicon at the second surface, while removing very little of the relatively undamaged lamina.Type: GrantFiled: June 15, 2009Date of Patent: August 9, 2011Assignee: Twin Creeks Technologies, Inc.Inventors: Mark H. Clark, S. Brad Herner, Mohamed M. Hilali
-
Patent number: 7982558Abstract: Method of manufacturing a MEMS device integrated in a silicon substrate. In parallel to the manufacturing of the MEMS device passive components as trench capacitors with a high capacitance density can be processed. The method is especially suited for MEMS resonators with resonance frequencies in the range of 10 MHz.Type: GrantFiled: June 14, 2007Date of Patent: July 19, 2011Assignee: NXP B.V.Inventors: Marc Sworowski, David D. R. Chevrie, Pascal Philippe
-
Patent number: 7982280Abstract: An integrated circuit includes N plane-like metal layers. A first plane-like metal layer includes M contact portions that communicate with the N plane-like metal layers, respectively. The first source region is arranged between first sides of the first and second drain regions and the second and third source regions are arranged adjacent to second sides of the first and second drain regions. A fourth source region is arranged adjacent to third sides of the first and second drain regions and a fifth source region is arranged adjacent to fourth sides of the first and second drain regions. First and second drain contacts are arranged in the first and second drain regions, respectively. At least two of the first, second, third, fourth and fifth source regions and the first and second drain regions communicate with at least two of the N plane-like metal layers.Type: GrantFiled: May 30, 2008Date of Patent: July 19, 2011Assignee: Marvell World Trade Ltd.Inventor: Sehat Sutardja
-
Patent number: 7960275Abstract: A method for manufacturing a structure of electrical interconnections for an integrated circuit having levels of interconnections, the method having steps of depositing a layer of sacrificial material on the substrate, etching the layer of sacrificial material with a pattern corresponding to electrical conductors, depositing, on the etched layer of the layer of sacrificial material, a layer of permeable membrane allowing an attack agent to break down the sacrificial material, breaking down the sacrificial material by using the attack agent to form air gaps to replace the broken down sacrificial material, forming electrical conductors in the etched track so as to obtain electrical interconnections separated by air gaps, and depositing a layer of insulating material to cover the electrical interconnections.Type: GrantFiled: March 11, 2008Date of Patent: June 14, 2011Assignee: Commissariat a l'Energie AtomiqueInventor: Frédéric-Xavier Gaillard
-
Patent number: 7947566Abstract: A semiconductor processing method includes providing a substrate, forming a plurality of semiconductor layers in the substrate, each of the semiconductor layers being distinct and selected from different groups of semiconductor element types. The semiconductor layers include a first, second, and third semiconductor layers. The method further includes forming a plurality of lateral void gap isolation regions for isolating portions of each of the semiconductor layers from portions of the other semiconductor layers.Type: GrantFiled: January 31, 2008Date of Patent: May 24, 2011Assignee: International Business Machines CorporationInventors: Howard Hao Chen, Louis Lu-Chen Hsu, Jack Allan Mandelman
-
Patent number: 7943480Abstract: Sub-lithographic dimensioned air gap formation and related structure are disclosed. In one embodiment, a method includes forming a dielectric layer including interconnects on a substrate; depositing a cap layer on the dielectric layer; depositing a photoresist over the cap layer; patterning the photoresist to include a first trench pattern at most partially overlying the interconnects; forming a spacer within the first trench pattern to form a second trench pattern having a sub-lithographic dimension; transferring the second trench pattern into the cap layer and into the dielectric layer between the interconnects; and depositing another dielectric layer to form an air gap by pinching off the trench in the dielectric layer.Type: GrantFiled: February 12, 2008Date of Patent: May 17, 2011Assignee: International Business Machines CorporationInventors: Daniel C. Edelstein, Nicholas C. M. Fuller, David V. Horak, Elbert E. Huang, Wai-Kin Li, Anthony D. Lisi, Satyanarayana V. Nitta, Shom Ponoth
-
Patent number: 7923345Abstract: A method of manufacturing a semiconductor device wherein a laminate structure comprising a sacrificial layer is sandwiched between two etch stop layers (8,11) and which separates a semiconductor membrane (9) from a bulk substrate (1) is used to provide an underetched structure. Access trenches (4) and support trenches (5) are formed in the layered structure through the thickness of the semiconductor layer (9) and through the upper etch stop layer (8). The support trenches extend deeper through the sacrificial layer (12) and the lower etch stop layer and are filled. The sacrificial layer is exposed and etched away selectively to the etch stop layers to form a cavity (30) and realise a semiconductor membrane which is attached to the bulk substrate via a vertical support structure comprising the filled support trenches.Type: GrantFiled: December 18, 2006Date of Patent: April 12, 2011Assignee: NXP B.V.Inventors: Jan Sonsky, Wibo D. Van Noort
-
Patent number: 7879683Abstract: A method and apparatus for generating air gaps in a dielectric material of an interconnect structure. One embodiment provides a method for forming a semiconductor structure comprising depositing a first dielectric layer on a substrate, forming trenches in the first dielectric layer, filling the trenches with a conductive material, planarizing the conductive material to expose the first dielectric layer, depositing a dielectric barrier film on the conductive material and exposed first dielectric layer, depositing a hard mask layer over the dielectric barrier film, forming a pattern in the dielectric barrier film and the hard mask layer to expose selected regions of the substrate, oxidizing at least a portion of the first dielectric layer in the selected region of the substrate, removing oxidized portion of the first dielectric layer to form reversed trenches around the conductive material, and forming air gaps in the reversed trenches while depositing a second dielectric material in the reversed trenches.Type: GrantFiled: October 9, 2007Date of Patent: February 1, 2011Assignee: Applied Materials, Inc.Inventors: Amir Al-Bayati, Alexandros T. Demos, Kang Sub Yim, Mehul Naik, Zhenjiang “David” Cui, Mihaela Balseanu, Meiyee (Maggie Le) Shek, Li-Qun Xia
-
Patent number: 7871894Abstract: A process for manufacturing a suspended structure of semiconductor material envisages the steps of: providing a monolithic body of semiconductor material having a front face; forming a buried cavity within the monolithic body, extending at a distance from the front face and delimiting, with the front face, a surface region of the monolithic body, said surface region having a first thickness; carrying out a thickening thermal treatment such as to cause a migration of semiconductor material of the monolithic body towards the surface region and thus form a suspended structure above the buried cavity, the suspended structure having a second thickness greater than the first thickness. The thickening thermal treatment is an annealing treatment.Type: GrantFiled: September 27, 2006Date of Patent: January 18, 2011Assignee: STMicroelectronics, S.r.l.Inventors: Pietro Corona, Flavio Francesco Villa, Gabriele Barlocchi
-
Patent number: 7868416Abstract: A semiconductor device has a substrate, a source region formed on the surface portion of the substrate, a first insulating layer formed on the substrate, a gate electrode formed on the first insulating layer, a second insulating layer formed on the gate electrode, a body section connected with the source region, penetrating through the first insulating layer, the gate electrode and the second insulating layer, and containing a void, a gate insulating film surrounding the body section, and formed between the body section and the gate electrode, and a drain region connected with the body section.Type: GrantFiled: May 4, 2010Date of Patent: January 11, 2011Assignee: Kabushiki Kaisha ToshibaInventors: Hiroyasu Tanaka, Hideaki Aochi, Ryota Katsumata, Masaru Kidoh, Yoshiaki Fukuzumi, Masaru Kito, Yasuyuki Matsuoka
-
Patent number: 7842613Abstract: Methods of forming a substrate for microelectronic packaging may include electroplating a metal seed layer onto a sidewall of a trench extending through the substrate. The sidewall may be patterned to have at least one slot therein that extends through the substrate. This slot is formed to be sufficiently narrow to block plating of the metal seed layer onto sidewalls of the slot. Thereafter, the at least a pair of electrodes are selectively electroplated onto side-by-side portions of the metal seed layer on the sidewall of the trench. During this electroplating step, the slot is used to provide a self-aligned separation between the pair of electrodes.Type: GrantFiled: January 7, 2009Date of Patent: November 30, 2010Assignee: Integrated Device Technology, Inc.Inventor: Kuolung Lei
-
Patent number: 7833890Abstract: Example embodiments relate to a semiconductor device and a method of manufacturing the same. A semiconductor device according to example embodiments may have reduced disturbances during reading operations and a reduced short channel effect. The semiconductor device may include a semiconductor substrate having a body and a pair of fins protruding from the body. Inner spacer insulating layers may be formed on an upper portion of an inner sidewall of the pair of fins so as to reduce the entrance to the region between the pair of fins. A gate electrode may cover a portion of the external sidewalls of the pair of fins and may extend across the inner spacer insulating layers so as to define a void between the pair of fins. Gate insulating layers may be interposed between the gate electrode and the pair of fins.Type: GrantFiled: June 9, 2009Date of Patent: November 16, 2010Assignee: Samsung Electronics Co., Ltd.Inventors: Won-joo Kim, June-mo Koo, Seung-hwan Song, Suk-pil Kim, Yoon-dong Park, Jong-jin Lee
-
Patent number: 7824943Abstract: Many inventions are disclosed. Some aspects are directed to MEMS, and/or methods for use with and/or for fabricating MEMS, that supply, store, and/or trap charge on a mechanical structure disposed in a chamber. Various structures may be disposed in the chamber and employed in supplying, storing and/or trapping charge on the mechanical structure. In some aspects, a breakable link, a thermionic electron source and/or a movable mechanical structure are employed. The breakable link may comprise a fuse. In one embodiment, the movable mechanical structure is driven to resonate. In some aspects, the electrical charge enables a transducer to convert vibrational energy to electrical energy, which may be used to power circuit(s), device(s) and/or other purpose(s). In some aspects, the electrical charge is employed in changing the resonant frequency of a mechanical structure and/or generating an electrostatic force, which may be repulsive.Type: GrantFiled: June 4, 2006Date of Patent: November 2, 2010Assignee: Akustica, Inc.Inventors: Markus Lutz, Aaron Partridge, Brian H. Stark
-
Patent number: 7799583Abstract: An integrated component includes a semiconductor substrate; at least one interconnect applied on the semiconductor substrate; an insulating layer applied on the at least one interconnect; and at least one opening through the insulating layer which interrupts the at least one interconnect into a first section and a second section.Type: GrantFiled: October 5, 2006Date of Patent: September 21, 2010Assignee: Infineon Technologies AGInventors: Günther Ruhl, Markus Hammer, Regina Kainzbauer
-
Patent number: 7786577Abstract: A panel for the production of electronic components is disclosed. The components have a substantially planar semiconductor chip with chip through-contacts which are provided with electrically conductive material. A rewiring region is subdivided into an insulating layer and also a first rewiring arranged therein, the rewiring projecting laterally beyond the side edge of the planar semiconductor chip. The rewiring has external contacts for electrical connections toward the outside. The panel provides a filling layer made of plastic, which encapsulates the semiconductor chip in a side region between the chip front side and the chip rear side and which is connected to the rewiring region.Type: GrantFiled: September 28, 2006Date of Patent: August 31, 2010Assignee: Infineon Technologies AGInventors: Jochen Dangelmaier, Horst Theuss
-
Patent number: 7754595Abstract: An insulating film on a semiconductor substrate has a first titanium nitride film, an aluminum film, and a second titanium nitride film formed thereon, and an insulating film is formed so as to cover a lower electrode wiring. Then, the insulating film is dry-etched anisotropically so that the insulating film on the lower electrode wiring is removed, and a portion of the insulating film on the lower electrode wiring is left as a sidewall. A deposit deposited during the etching of the insulating film on the lower electrode wiring is removed by radical etching without using ion bombardment. The deposit contains Ti that is a metal element forming the second titanium nitride film. Subsequently, the second titanium nitride film is nitrided through ammonium plasma, and an insulating film to cover the lower electrode wiring is formed.Type: GrantFiled: June 25, 2007Date of Patent: July 13, 2010Assignee: Hitachi, Ltd.Inventors: Hiroyuki Enomoto, Shoichi Uno, Seiko Ishihara, Takashi Yahata
-
Patent number: 7732891Abstract: A semiconductor device has a substrate, a source region formed on the surface portion of the substrate, a first insulating layer formed on the substrate, a gate electrode formed on the first insulating layer, a second insulating layer formed on the gate electrode, a body section connected with the source region, penetrating through the first insulating layer, the gate electrode and the second insulating layer, and containing a void, a gate insulating film surrounding the body section, and formed between the body section and the gate electrode, and a drain region connected with the body section.Type: GrantFiled: June 3, 2008Date of Patent: June 8, 2010Assignee: Kabushiki Kaisha ToshibaInventors: Hiroyasu Tanaka, Hideaki Aochi, Ryota Katsumata, Masaru Kidoh, Yoshiaki Fukuzumi, Masaru Kito, Yasuyuki Matsuoka
-
Patent number: 7696060Abstract: A recyclable stamp device and a recyclable stamp process for wafer bond are provided. The recyclable stamp device includes a substrate, a protective layer, a stack film structure and a cap. The protective layer is disposed on the substrate. An opening is positioned at the substrate and the protective layer to expose the substrate. The stack film structure includes an adhesion layer, a stress control layer and a wafer bond alignment mark layer. The adhesion layer is disposed on the protective layer and the exposed substrate. The stress control layer is disposed on the adhesion layer. The wafer bond alignment mark layer is disposed on the stress control layer. The wafer bond alignment mark layer includes an alignment mark at a side of the opening. The cap has a capping portion disposed on the wafer bond alignment mark layer corresponding to the opening.Type: GrantFiled: December 26, 2007Date of Patent: April 13, 2010Assignee: Advanced Semiconductor Engineering, Inc.Inventors: Jiunn Chen, Meng-Jen Wang
-
Patent number: 7678682Abstract: Processes for sealing porous low k dielectric film generally comprises exposing the porous surface of the porous low k dielectric film to ultraviolet (UV) radiation at intensities, times, wavelengths and in an atmosphere effective to seal the porous dielectric surface by means of carbonization, oxidation, and/or film densification. The surface of the surface of the porous low k material is sealed to a depth less than or equal to about 20 nanometers, wherein the surface is substantially free of pores after the UV exposure.Type: GrantFiled: November 12, 2004Date of Patent: March 16, 2010Assignee: Axcelis Technologies, Inc.Inventors: Carlo Waldfried, Orlando Escorcia, Ivan Berry
-
Patent number: 7679151Abstract: In a method for manufacturing a micromechanical device having a region for forming an integrated circuit, at first a first layer is produced on a deeper-lying part in the substrate. Subsequently, a membrane layer is produced on the first layer and at least one channel completely penetrating the membrane layer is introduced in the membrane layer. After that, a region of the first layer below the membrane layer is removed to form a cavity. Finally, the channel is sealed and a planar surface is formed.Type: GrantFiled: January 30, 2007Date of Patent: March 16, 2010Assignee: Infineon Technologies AGInventors: Karlheinz Mueller, Bernhard Winkler
-
Patent number: 7675054Abstract: Phase change memory devices and methods for fabricating the same are provided. A phase change memory device includes a first conductive electrode disposed in a first dielectric layer. A second dielectric layer is disposed over the first dielectric layer. A phase change material layer is disposed in the second dielectric layer and electrically connected to the first conductive electrode. A space is disposed in the second dielectric layer to at least isolate a sidewall of the phase change material layer and the second dielectric layer adjacent thereto. A second conductive electrode is disposed in the second dielectric layer and electrically connected to the phase change material layer.Type: GrantFiled: January 17, 2008Date of Patent: March 9, 2010Assignees: Industrial Technology Research Institute, Powerchip Semiconductor Corp., Nanya Technology Corporation, ProMOS Technologies Inc., Winbond Electronics Corp.Inventor: Li-Shu Tu
-
Patent number: 7659178Abstract: Semiconductor device structures with reduced junction capacitance and drain induced barrier lowering, methods for fabricating such device structures, and methods for forming a semiconductor-on-insulator substrate. The semiconductor structure comprises a semiconductor layer and a dielectric layer disposed between the semiconductor layer and the substrate. The dielectric layer includes a first dielectric region with a first dielectric constant and a second dielectric region with a second dielectric constant that is greater than the first dielectric constant. In one embodiment, the dielectric constant of the first dielectric region may be less than about 3.9 and the dielectric constant of the second dielectric region may be greater than about ten (10). The semiconductor-on-insulator substrate comprises a semiconductor layer separated from a bulk layer by an insulator layer of a high-dielectric constant material.Type: GrantFiled: April 21, 2006Date of Patent: February 9, 2010Assignee: International Business Machines CorporationInventors: Kangguo Cheng, Louis Lu-Chen Hsu, Jack Allan Mandelman, Haining Yang
-
Patent number: 7642114Abstract: To manufacture a micro structure and an electric circuit included in a micro electro mechanical device over the same insulating surface in the same step. In the micro electro mechanical device, an electric circuit including a transistor and a micro structure are integrated over a substrate having an insulating surface. The micro structure includes a structural layer having the same stacked-layer structure as a layered product of a gate insulating layer of the transistor and a semiconductor layer provided over the gate insulating layer. That is, the structural layer includes a layer formed of the same insulating film as the gate insulating layer and a layer formed of the same semiconductor film as the semiconductor layer of the transistor. Further, the micro structure is manufactured by using each of conductive layers used for a gate electrode, a source electrode, and a drain electrode of the transistor as a sacrificial layer.Type: GrantFiled: July 13, 2007Date of Patent: January 5, 2010Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Mayumi Yamaguchi, Konami Izumi
-
Patent number: 7625809Abstract: A semiconductor device includes a substrate, and a semiconductor thin film bonded to the substrate, wherein the semiconductor thin film includes a plurality of discrete operating regions and an element isolating region which isolates the plurality of discrete operating regions, and the element isolating region is etched to a shallower depth than a thickness of the semiconductor thin film, and is a thinner region than the plurality of discrete operating regions.Type: GrantFiled: June 2, 2006Date of Patent: December 1, 2009Assignee: Oki Data CorporationInventors: Takahito Suzuki, Hiroyuki Fujiwara
-
Patent number: 7608909Abstract: A method for forming a transmission line structure for a semiconductor device includes forming an interlevel dielectric layer over a first metallization level, removing a portion of the interlevel dielectric layer and forming a sacrificial material within one or more voids created by the removal of the portion of the interlevel dielectric layer. A signal transmission line is formed in a second metallization level formed over the interlevel dielectric layer, the signal transmission line being disposed over the sacrificial material. A portion of dielectric material included within the second metallization level is removed so as to expose the sacrificial material, wherein a portion of the sacrificial material is exposed through a plurality of access holes formed through the signal transmission line. The sacrificial material is removed so as to create an air gap beneath the signal transmission line.Type: GrantFiled: December 5, 2005Date of Patent: October 27, 2009Assignee: International Business Machines CorporationInventors: Anil K. Chinthakindi, Robert A. Groves, Youri V. Tretiakov, Kunal Vaed, Richard P. Volant
-
Patent number: 7569411Abstract: Metal MEMS structures are fabricated from metal substrates, preferably titanium, utilizing micromachining processes with a new deep etching procedure to provide released microelectromechanical devices. The deep etch procedure includes metal anisotropic reactive ion etching utilizing repetitive alternating steps of etching and side wall protection. Variations in the timing of the etching and protecting steps produces walls of different roughness and taper. The metal wafers can be macomachined before forming the MEMS structures, and the resulting wafers can be stacked and bonded in packages.Type: GrantFiled: January 22, 2007Date of Patent: August 4, 2009Assignee: The Regents of the University of CaliforniaInventors: Noel C. MacDonald, Marco F. Aimi
-
Publication number: 20090186474Abstract: A nonvolatile semiconductor storage device includes a semiconductor substrate; a plurality of isolation regions formed in the semiconductor substrate; an element-forming region formed between adjacent isolation regions; a first gate insulating film provided on the element-forming region; a floating gate electrode which is provided on the first gate insulating film and in which a width of a lower hem facing the element-forming region is narrower than a width of the element-forming region in a section taken in a direction perpendicular to a direction in which the isolation regions extend; a second gate insulating film provided on the floating gate electrode; and a control gate electrode provided on the second gate insulating film.Type: ApplicationFiled: December 30, 2008Publication date: July 23, 2009Applicant: Kabushiki Kaisha ToshibaInventors: Hiroshi Watanabe, Atsuhiro Kinoshita, Akira Takashima, Daisuke Hagishima
-
Patent number: 7560344Abstract: Example embodiments relate to a semiconductor device and a method of manufacturing the same. A semiconductor device according to example embodiments may have reduced disturbances during reading operations and a reduced short channel effect. The semiconductor device may include a semiconductor substrate having a body and a pair of fins protruding from the body. Inner spacer insulating layers may be formed on an upper portion of an inner sidewall of the pair of fins so as to reduce the entrance to the region between the pair of fins. A gate electrode may cover a portion of the external sidewalls of the pair of fins and may extend across the inner spacer insulating layers so as to define a void between the pair of fins. Gate insulating layers may be interposed between the gate electrode and the pair of fins.Type: GrantFiled: October 19, 2007Date of Patent: July 14, 2009Assignee: Samsung Electronics Co., Ltd.Inventors: Suk-pil Kim, Yoon-dong Park, Jong-jin Lee, Won-joo Kim, June-mo Koo, Seung-hwan Song
-
Patent number: 7553756Abstract: An object of the present invention is to prevent formation of a badly situated via metal in a Damascene wiring portion in multiple layers having an air-gap structure. In the present invention, a via is completely separated from an air-gap 45 by forming an interlayer insulating film 44 having the air-gap 45 between adjacent Damascene wiring portions after forming a sacrifice film pillar 42 from a selectively removable insulating film in a formation region of a connection hole. The present invention can provide multiple-layered buried wiring in which a high reliable via connection and a reduced parasitic capacitance due to the air-gap are achieved.Type: GrantFiled: November 13, 2006Date of Patent: June 30, 2009Assignee: Hitachi, Ltd.Inventors: Hiroyuki Hayashi, Takayuki Oshima, Hideo Aoki
-
Publication number: 20090096056Abstract: Structures and methods for forming the same. A semiconductor chip includes a substrate and a transistor. The chip includes N interconnect layers on the substrate, N being a positive integer. The chip includes a cooling pipes system inside the N interconnect layers. The cooling pipes system does not include any solid or liquid material. Given any first point and any second point in the cooling pipes system, there exists a continuous path which connects the first and second points and which is totally within the cooling pipes system. A first portion of the cooling pipes system overlaps the transistor. A second portion of the cooling pipes system is higher than the substrate and lower than a top interconnect layer. The second portion is in direct physical contact with a surrounding ambient.Type: ApplicationFiled: October 10, 2007Publication date: April 16, 2009Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Kaushik A. Kumar, Andres Fernando Munoz, Michael Ray Sievers, Richard Stephen Wise
-
Patent number: 7514283Abstract: There are many inventions described and illustrated herein. In one aspect, the present invention is directed to a technique of fabricating or manufacturing MEMS having mechanical structures that operate in controlled or predetermined mechanical damping environments. In this regard, the present invention encapsulates the mechanical structures within a chamber, prior to final packaging and/or completion of the MEMS. The environment within the chamber containing and/or housing the mechanical structures provides the predetermined, desired and/or selected mechanical damping. The parameters of the encapsulated fluid (for example, the gas pressure) in which the mechanical structures are to operate are controlled, selected and/or designed to provide a desired and/or predetermined operating environment.Type: GrantFiled: March 20, 2003Date of Patent: April 7, 2009Assignee: Robert Bosch GmbHInventors: Aaron Partridge, Markus Lutz, Silvia Kronmueller
-
Patent number: 7514335Abstract: A method of manufacturing a semiconductor device includes providing a base plate; mounting a plurality of semiconductor chips, the plural semiconductor chips being mounted apart from each other; forming an insulating film on an upper surface of the base; forming a plurality of pairs of re-wirings on the insulating film, each of the re-wirings being connected to a connection pad of any of the semiconductor chips the insulating film formed on the periphery of the semiconductor chip, and the re-wiring having a pad portion arranged in the region of the insulating film.Type: GrantFiled: October 27, 2006Date of Patent: April 7, 2009Assignee: Casio Computer Co., Ltd.Inventors: Takeshi Wakabayashi, Ichiro Mihara
-
Patent number: 7504699Abstract: A method of forming an air gap or gaps within solid structures and specifically semiconductor structures to reduce capacitive coupling between electrical elements such as metal lines, wherein a norbornene-type polymer is used as a sacrificial material to occupy a closed interior volume in a semiconductor structure. The sacrificial material is caused to decompose into one or more gaseous decomposition products which are removed, preferably by diffusion, through an overcoat layer. The decomposition of the sacrificial material leaves an air gap or gaps at the closed interior volume previously occupied by the norbornene-type polymer. The air gaps may be disposed between electrical leads to minimize capacitive coupling therebetween.Type: GrantFiled: November 21, 2000Date of Patent: March 17, 2009Assignee: George Tech Research CorporationInventors: Paul A. Kohl, Qiang Zhao, Sue Ann Bidstrup Allen
-
Patent number: 7504294Abstract: A semiconductor device comprises a memory cell array portion and peripheral circuit portion, wherein a first insulation film including elements as main components other than nitrogen fills between the memory cell gate electrodes of the memory cell array portion, the first insulation film is formed as a liner on a sidewall of a peripheral gate electrode of the peripheral circuit portion simultaneously with the memory cell portion, and a second insulation film including nitrogen as the main component is formed on the sidewall of the peripheral gate electrode via the first insulation film, thus enabling not only the formation of the memory cell portion having high reliability, but also the formation of a peripheral circuit with good efficiency, simultaneously, and avoiding gate offset of a peripheral gate.Type: GrantFiled: July 1, 2004Date of Patent: March 17, 2009Assignee: Kabushiki Kaisha ToshibaInventors: Kikuko Sugimae, Hiroyuki Kutsukake, Masayuki Ichige, Michiharu Matsui, Yuji Takeuchi, Riichiro Shirota
-
Patent number: 7459376Abstract: A method of fabricating a semiconductor component includes providing a prefabricated frame that includes metal traces and lead-through contacts. A semiconductor chip is mounted into the prefabricated frame such that the semiconductor chip is embedded within a rim of the prefabricated frame. Contact regions on a surface of the semiconductor chip are electrically connected with the metal traces of the prefabricated frame such that the contact regions are electrically coupled to the lead-through contacts via the metal traces.Type: GrantFiled: February 4, 2005Date of Patent: December 2, 2008Assignee: Infineon Technologies AGInventor: Harald Gross
-
Patent number: 7429504Abstract: Embodiments of the present invention include heterogeneous substrates, integrated circuits formed on such heterogeneous substrates, and methods of forming such substrates and integrated circuits. The heterogeneous substrates according to certain embodiments of the present invention include a first Group IV semiconductor layer (e.g., silicon), a second Group IV pattern (e.g., a silicon-germanium pattern) that includes a plurality of individual elements on the first Group IV semiconductor layer, and a third Group IV semiconductor layer (e.g., a silicon epitaxial layer) on the second Group IV pattern and on a plurality of exposed portions of the first Group IV semiconductor layer. The second Group IV pattern may be removed in embodiments of the present invention. In these and other embodiments of the present invention, the third Group IV semiconductor layer may be planarized.Type: GrantFiled: March 15, 2005Date of Patent: September 30, 2008Assignee: Samsung Electronics Co., Ltd.Inventors: Sung-Min Kim, Kyoung-Hwan Yeo, In-Soo Jung, Si-Young Choi, Dong-Won Kim, Yong-Hoon Son, Young-Eun Lee, Byeong-Chan Lee, Jong-Wook Lee
-
Publication number: 20080185174Abstract: According to one embodiment of the disclosure, a method for passivating a circuit device generally includes providing a substrate having a substrate surface, forming an electrical component on the substrate surface, and coating the substrate surface and the electrical component with a first protective dielectric layer. The first protective dielectric layer is made of a generally moisture insoluble material having a moisture permeability less than 0.01 gram/meter2/day, a moisture absorption less than 0.04 percent, a dielectric constant less than 10, a dielectric loss less than 0.005, a breakdown voltage strength greater than 8 million volts/centimeter, a sheet resistivity greater than 1015 ohm-centimeter, and a defect density less than 0.5/centimeter2.Type: ApplicationFiled: August 31, 2007Publication date: August 7, 2008Inventors: John M. Bedinger, Michael A. Moore, Robert B. Hallock, Kamal Tabatabaie Alavi, Thomas E. Kazior
-
Patent number: 7396757Abstract: An interconnect structure with improved performance and capacitance by providing air gaps inside the dielectric layer by use of a multi-phase photoresist material. The interconnect features are embedded in a dielectric layer having a columnar air gap structure in a portion of the dielectric layer surrounding the interconnect features. The interconnect features may also be embedded in a dielectric layer having two or more phases with a different dielectric constant created. The interconnect structure is compatible with current back end of line processing.Type: GrantFiled: July 11, 2006Date of Patent: July 8, 2008Assignee: International Business Machines CorporationInventor: Chih-Chao Yang
-
Patent number: 7375032Abstract: In a method according to the present invention, a substrate thinning process is performed on a bumped substrate prior to the ultimate solder reflow process to heal bump defects caused by the substrate thinning process. Concurrently, the risk of substrate breakage is reduced compared to the prior art process since the number of process steps, requiring handling of thinned substrates, is reduced.Type: GrantFiled: May 9, 2005Date of Patent: May 20, 2008Assignee: Advanced Micro Devices, Inc.Inventors: Frank Seliger, Matthias Lehr, Marcel Wieland, Lothar Mergili, Frank Kuechenmeister
-
Patent number: 7358179Abstract: After a HEMT is formed, side walls are formed on a semiconductor substrate. Next, a sacrificial layer is formed to cover the HEMT. Next, contact holes are formed in the sacrificial layer to expose upper surfaces of source electrodes. Next, a metal interconnect line is formed by patterning a metal film formed on the entire top surface. Next, slits are formed in the metal interconnect line to partially expose an upper surface of the sacrificial layer. After the sacrificial layer is dissolved, the dissolved sacrificial layer is discharged through the slits to the outside. An air space is formed as a result of the removal of the sacrificial layer.Type: GrantFiled: December 7, 2005Date of Patent: April 15, 2008Assignee: Mitsubishi Denki Kabushiki KaishaInventors: Tetsuya Ogawa, Toshiaki Kitano, Hiroyuki Minami