Air Isolation (e.g., Beam Lead Supported Semiconductor Islands, Etc.) Patents (Class 438/411)
-
Publication number: 20010026951Abstract: The method is based on the use of an etching mask comprising silicon carbide or titanium nitride for removing a sacrificial region. In case of manufacture of integrated semiconductor material structures, the following steps are performed: forming a sacrificial region of silicon oxide on a substrate of semiconductor material; growing a pseudo-epitaxial layer; forming electronic circuit components; depositing a masking layer comprising silicon carbide or titanium nitride; defining photolithographically the masking layer so as to form an etching mask containing the topography of a microstructure to be formed; with the etching mask, forming trenches in the pseudo-epitaxial layer as far as the sacrificial region so as to laterally define the microstructure; and removing the sacrificial region through the trenches.Type: ApplicationFiled: December 19, 2000Publication date: October 4, 2001Inventors: Paolo Vergani, Ilaria Gelmi, Pietro Montanini, Marco Ferrera, Laura Castoldi
-
Patent number: 6297145Abstract: A method of manufacturing a semiconductor device having a wiring layer with an air bridge construction includes the steps of forming a lower layer metal interconnect, depositing an interlayer insulation film, depositing a first and a second insulation film, patterning the second insulation film and of etching the first insulation film and the interlayer insulation film using the second insulation film as a mask so as to form a post opening part and a via hole to connect an upper layer metal interconnect with the lower layer metal interconnect, depositing a third insulation film over the entire surface, etching back so as to leave the third insulation film in a side wall of the post opening part and fill the via hole with the third insulation film, depositing a fourth insulation film over the entire surface of the structure, then removing the fourth insulation film until the via hole is exposed, and then removing the third insulation film inside the via hole, filling the via hole with a metal, and then flattenType: GrantFiled: May 13, 1999Date of Patent: October 2, 2001Assignee: NEC CorporationInventor: Shinya Ito
-
Patent number: 6284621Abstract: A semiconductor structure with a dielectric layer and its producing method are disclosed. The semiconductor structure includes a semiconductor substrate having thereon a plurality of metal lines and there are a plurality of concave regions formed between the metal lines. The dielectric layer is formed on the semiconductor by a method which can prevent the dielectric material from flowing into the concave regions. The method includes the steps of (a) providing a semiconductor substrate having thereon a plurality of metal lines forming therebetween a plurality of concave regions; and (b) forming the dielectric layer on the metal lines. The concave regions are only filled with air so that the capacitance of the semiconductor is lowered.Type: GrantFiled: January 27, 1999Date of Patent: September 4, 2001Assignee: National Science CouncilInventors: Kow-Ming Chang, Ji-Yi Yang
-
Patent number: 6268262Abstract: Disclosed is a method for making an air bridge in an electronic device. This method uses amorphous silicon carbide to protect electrical conductors in the device during formation of the bridge. The silicon carbide also provides hermetic and physical protection to the device after formation.Type: GrantFiled: August 11, 1997Date of Patent: July 31, 2001Assignee: Dow Corning CorporationInventor: Mark Jon Loboda
-
Patent number: 6268276Abstract: A new method of forming air gaps between adjacent conducting lines of a semiconductor circuit by using a “holes everywhere” or a “reverse metal holes” mask that can be used to create holes in a dielectric layer. The dielectric that is being etched has been deposited across conducting lines, the holes that are being formed in this manner are closed by depositing a dielectric across the top of the holes. The holes can be etched across the entire layer of the deposited dielectric or can be etched in between the conducting lines.Type: GrantFiled: December 21, 1998Date of Patent: July 31, 2001Assignees: Chartered Semiconductor Manufacturing Ltd., Nanyang Technological University of SingaporeInventors: Lap Chan, Kheng Chok Tee, Kok Keng Ong, Chin Hwee Seah
-
Patent number: 6268261Abstract: A process for manufacturing a semiconductor circuit. The process comprises creating a plurality of adjacent conductive lines having a solid fill between the conductive lines; creating one or more layers above the lines and the fill; creating one or more pathways to the fill through the layers; and converting the fill to a gas that escapes through the pathways, leaving an air void between adjacent lines. To protect the lines from oxidation during processing, a related process for encapsulating conductive lines in one or more adhesion-promotion barrier layers may be performed. The encapsulation process may also be practiced in conjunction with other semiconductor manufacturing processes. The processes result in a multi-layer semiconductor circuit comprising conductive lines, wherein the lines have air as a dielectric between them, are encapsulated by an adhesion-promotion barrier layer, or both.Type: GrantFiled: November 3, 1998Date of Patent: July 31, 2001Assignee: International Business Machines CorporationInventors: Kevin S. Petrarca, Rebecca D. Mih
-
Publication number: 20010007788Abstract: An air gap semiconductor structure and corresponding method of manufacture. The method includes forming a sacrificial polymer film over a substrate having metal lines thereon. A portion of the sacrificial polymer film is subsequently removed to form first spacers. A micro-porous structure layer is formed over the substrate and the metal lines and between the first spacers. A portion of the micro-porous structure layer is removed to form second spacers. The first spacers are removed by thermal dissociation to form air gaps. A dielectric layer is formed over the substrate and the metal lines and between the second spacers.Type: ApplicationFiled: January 17, 2001Publication date: July 12, 2001Inventors: Ting-Chang Chang, Yi-Shien Mor, Po-Tsun Liu
-
Patent number: 6252290Abstract: A method of fabricating a dual damascene interconnect structure in a semiconductor device, comprises the following steps. A first level via photo sensitive dielectric layer is deposited and exposed over a semiconductor structure. A first level trench photo sensitive dielectric layer is deposited and exposed over the first via photo sensitive dielectric layer. The exposed first level via photo sensitive dielectric and trench photo sensitive dielectric layers are patterned and etched to form a first level dual damascene opening. The first level dual damascene opening comprises an integral first level via and metal line openings. A first level metal layer is deposited over the first level trench photo sensitive dielectric layer, filling the first level dual damascene opening. The first level metal layer is planarized to form at least one first level dual damascene interconnect having a first level horizontal metal line and a first level vertical via stack.Type: GrantFiled: October 25, 1999Date of Patent: June 26, 2001Assignee: Chartered Semiconductor Manufacturing Ltd.Inventors: Shyue Fong Quek, Ting Cheong Ang, Lap Chan, Sang Yee Loong
-
Method of formation of pseudo-SOI structures with direct contact of transistor body to the substrate
Patent number: 6245636Abstract: A method for processing a semiconductor wafer transforms the wafer into one which has a plurality of surface semiconductor platforms for formation of integrated circuit elements thereupon. The platforms are connected to a subsurface bulk layer of semiconductor material via integrally-formed bridges of semiconductor material. The platforms are otherwise surrounded with an electrically-insulating material, thereby providing good insulation between adjacent of the platforms. The method includes the steps of placing a mask on a wafer surface of the wafer, forming a subsurface altered material beneath portions of the wafer surface not covered by the mask, creating exposure openings through the wafer surface to expose a portion of the subsurface altered material, selectively removing the subsurface altered material by selective etching, and filling the subsurface regions and the exposure openings with an electrically-insulating material. In an exemplary embodiment the mask includes a plurality of gate conductors.Type: GrantFiled: October 20, 1999Date of Patent: June 12, 2001Assignee: Advanced Micro Devices, Inc.Inventor: Witold P. Maszara -
Patent number: 6245658Abstract: Multi-level semiconductor devices are formed with reduced parasitic capacitance without sacrificing structural integrity or electromigration performance by removing the inter-layer dielectrics and supporting the interconnection system with a metal silicide lining. Embodiments include depositing a dielectric sealing layer, e.g., silicon nitride, before forming the first metallization level, removing the inter-layer dielectrics after forming the last metallization level, electroplating or electroless plating a metal, such as cobalt or nickel, to line the interconnection system, depositing a thin layer of polycrystalline silicon on the metal, heating to form the metal silicide lining on the interconnection system, and forming dielectric protective layers, e.g. a silane derived oxide bottommost protective layer, on the uppermost metallization level.Type: GrantFiled: February 18, 1999Date of Patent: June 12, 2001Assignee: Advanced Micro Devices, Inc.Inventor: Matthew S. Buynoski
-
Semiconductor device having multilevel interconnection structure and method for fabricating the same
Patent number: 6242336Abstract: A method for fabricating a semiconductor device having a multilevel interconnection structure according to the present invention includes the steps of: covering a surface of a substrate with an insulating film; depositing a conductive film on the insulating film; forming a first interlevel dielectric film on the conductive film; forming an interlevel contact hole in the first interlevel dielectric film so as to reach the conductive film; filling in the interlevel contact hole with an interconnecting metal; forming a masking layer, defining a pattern of a first interconnect layer, on the first interlevel dielectric film so as to cover at least part of the interconnecting metal; forming the first interconnect layer out of the conductive film by etching the first interlevel dielectric film using the masking layer as a mask and by etching the conductive film using the masking layer and the interconnecting metal as a mask; removing the masking layer; depositing a second interlevel dielectric film over the substratType: GrantFiled: November 5, 1998Date of Patent: June 5, 2001Assignee: Matsushita Electronics CorporationInventors: Tetsuya Ueda, Eiji Tamaoka, Nobuo Aoi -
Patent number: 6221727Abstract: A new method of fabricating an inductor utilizing air as an underlying barrier in the manufacturing of integrated circuits is described. A field oxide region is formed in and on a semiconductor substrate and then removed whereby a well is left in the semiconductor substrate. A polish stop layer is deposited over the substrate and within the well. The polish stop layer is covered and the well filled with a spin-on-glass layer. The spin-on-glass layer is polished back to the polish stop layer. The said polish stop layer is removed. A first oxide layer is deposited overlying the spin-on-glass layer and the semiconductor substrate and is patterned using an inductor reticle whereby a plurality of openings are made through the first oxide layer to the spin-on-glass layer. All of the spin-on-glass layer within the well is removed through the plurality of openings.Type: GrantFiled: August 30, 1999Date of Patent: April 24, 2001Assignee: Chartered Semiconductor Manufacturing Ltd.Inventors: Lap Chan, Johnny Kok Wai Chew, Cher Liang Cha, Chee Tee Chua
-
Patent number: 6204200Abstract: A process for forming controlled airgaps (22) between metal lines (16). A two-step high density plasma (HDP) chemical vapor deposition (CVD) process is used to form the silicon dioxide dielectric layer (20) with the controlled airgaps (22). The first step involves a high gas flow and low substrate bias conditions to deposit silicon dioxide with a high deposition to sputter etch ratio. The second step uses a low gas flow and high substrate bias condition to increase the sputter component of the deposition.Type: GrantFiled: April 22, 1998Date of Patent: March 20, 2001Assignee: Texas Instruments IncorporatedInventors: Benjamin P. Shieh, Somnath S. Nag, Richard S. List
-
Patent number: 6197655Abstract: The method is based on the use of a silicon carbide mask for removing a sacrificial region. In case of manufacture of integrated semiconductor material structures, the following steps are performed: forming a sacrificial region of silicon oxide on a substrate of semiconductor material; growing a pseudo-epitaxial layer; forming electronic circuit components; depositing a silicon carbide layer; defining photolithographically the silicon carbon layer so as to form an etching mask containing the topography of a microstructure to be formed; with the etching mask, forming trenches in the pseudo-epitaxial layer as far as the sacrificial region so as to laterally define the microstructure; and removing the sacrificial region through the trenches.Type: GrantFiled: July 10, 1998Date of Patent: March 6, 2001Assignee: STMicroelectronics S.r.l.Inventors: Pietro Montanini, Marco Ferrera, Laura Castoldi, Ilaria Gelmi
-
Patent number: 6130151Abstract: A method for forming a semiconductor device having air regions, the method comprises providing a base, forming a pattern of metal leads, depositing a layer of oxide over the metal leads, forming a layer of nitride over said layer of oxide, opening and etching a trench down to the base layer of material, and depositing and planarizing a dielectric layer. An alternate approach teaches the deposition of a layer of SOG over the layer of oxide that has been deposited over the metal leads, planarizing this layer of SOG down to the top of the metal leads, depositing a layer of PECVD oxide, patterning and etching this layer of PECVD oxide thereby creating openings that are in between the metal leads. The SOG that is between the metal leads can be removed thereby creating air gaps as the intra-level dielectric for the metal leads.Type: GrantFiled: May 7, 1999Date of Patent: October 10, 2000Assignee: Taiwan Semiconductor Manufacturing CompanyInventors: Shih-Chi Lin, Yen-Ming Chen, Juin-Jie Chang, Kuei-Wu Huang
-
Patent number: 6114768Abstract: A bonded wafer has a first handle wafer 12, a device layer 10', an interconnect layer 14, and a number of vias filled with conductive material that extends between the surfaces 6, 8 of the device layer 10'. the interconnect layer 14 has conductors that connect internal device contacts to the conductive vias. A second handle wafer 40 of glass is bonded to the interconnect layer 14 and the first handle wafer is removed. Bottom, external contacts 36 are formed on surface 6 of device layer 10'.Type: GrantFiled: July 7, 1998Date of Patent: September 5, 2000Assignee: Intersil CorporationInventors: Stephen Joseph Gaul, Jose Avelino Delgado
-
Patent number: 6071805Abstract: The process of the present invention can be used for conventional processing or for the Damascene process. The key concept of the present invention is a functional "filler" material which can later be removed (decomposed) to leave an air gap between the conducting lines. The filler material can be deposited as a step during conventional metal etch processing or it can be deposited as a first step of the processing of a semiconductor wafer. Leakage currents can be reduced as part of the present invention by applying passivation layers.Type: GrantFiled: January 25, 1999Date of Patent: June 6, 2000Assignee: Chartered Semiconductor Manufacturing, Ltd.Inventor: Erzhuang Liu
-
Patent number: 6057202Abstract: A method for manufacturing an inductor with resonant frequency and Q value increased in semiconductor process can reduce substrate coupling effect, because (an) air layer(s) is/are formed just under a spiral metal layer which functions as an inductor. In addition, part of the substrate material still remains around the air layer(s), which can be used as a support for the spiral metal layer. Therefore, a problem causing the above-mentioned spiral metal layer to collapse will never occur.Type: GrantFiled: March 5, 1998Date of Patent: May 2, 2000Assignee: Windbond Electronics Corp.Inventors: Tzong-Liang Chen, Kuan-Ting Chen, Chih-Ming Chen, Hao-Chien Yung
-
Patent number: 6048774Abstract: In a method of manufacturing a dynamic amount sensor including a beam structure and a fixed electrode which are respectively supported by anchor parts of a substrate, opening portions are formed on a first semiconductor substrate where the anchor parts are to be formed. Each of the opening portions is composed of a plurality of stripe-like openings. Then a first thin film for forming the anchor parts and a second thin film are formed on the first semiconductor substrate in that order. After the surface of the second thin film is polished, a second semiconductor substrate is bonded to the polished surface of the second thin film. In this method, because the opening portions are composed of the plurality of stripe-like openings, the second thin film is flattened without having any steps thereon.Type: GrantFiled: June 25, 1998Date of Patent: April 11, 2000Assignee: Denso CorporationInventors: Toshimasa Yamamoto, Nobuyuki Kato, Kazuhiko Kano, Makiko Sugiura
-
Patent number: 6025260Abstract: A semiconductor structure having a first conductive trace fabricated adjacent to a second conductive trace over an insulating layer. A dielectric material is located over and between the first and second conductive traces. A borderless contact extends through the dielectric material to contact the first conductive trace. An air gap is formed in the dielectric material between the first and second conductive traces, thereby increasing the capacitance between the first and second traces. The air gap has a first portion with a first width adjacent to the borderless contact, and a second portion with a second width away from the borderless contact. The second width is greater than the first width, and the second portion of the air gap is substantially longer than the first portion of the air gap. The first portion of the air gap is offset toward the second trace.Type: GrantFiled: February 5, 1998Date of Patent: February 15, 2000Assignee: Integrated Device Technology, Inc.Inventors: Chuen-Der Lien, Shih-Ked Lee, Chu-Tsao Yen
-
Patent number: 5990519Abstract: A spike electrostatic discharge (ESD) cavity structure includes an etching stop layer including, for example, polysilicon or metal material. The etching stop layer is used as the etching stop to form an opening in the dielectric layer, inside of which a number of discharging layer pairs are formed. The opening exposes the end portions of the discharge layer pairs. The opening is a cavity and can be vacuumed or filled with air.Type: GrantFiled: November 27, 1998Date of Patent: November 23, 1999Assignee: United Microelectronics Corp.Inventors: Shiang Huang-Lu, Tien-Hao Tang, Kuan-Yu Fu
-
Patent number: 5981308Abstract: A method for manufacturing a minute silicon mechanical device, which includes the steps of forming a diffusion region by doping a predetermined portion of a silicon substrate with an impurity of high density; forming an epitaxial layer over the silicon substrate including the diffusion region and forming an oxide layer over the epitaxial layer; forming an ohmic contact layer at the lower surface of the silicon substrate; patterning the oxide layer to have a striped configuration at that portion of the oxide layer corresponding to the predetermined portion of the diffusion region, thus exposing a predetermined portion of the epitaxial layer; forming a plurality of beams having a striped configuration by etching the exposed portion of the epitaxial layer, using the oxide layer as a mask and then removing the oxide layer; and removing the diffusion region below the plurality of beams.Type: GrantFiled: July 3, 1997Date of Patent: November 9, 1999Assignee: LG Semicon Co., Ltd.Inventor: Seok-Soo Lee
-
Patent number: 5972758Abstract: A MOSFET structure in which the channel region is contiguous with the semiconductor substrate while the source and drain junctions are substantially isolated from the substrate, includes a dielectric volume formed adjacent and subjacent to portions of the source and drain regions.In a further aspect of the invention, a process for forming an isolated junction in a bulk semiconductor includes forming a dielectric volume adjacent and subjacent to portions of the source and drain regions.Type: GrantFiled: December 4, 1997Date of Patent: October 26, 1999Assignee: Intel CorporationInventor: Chunlin Liang
-
Patent number: 5943577Abstract: In a method manufacturing a semiconductor device, a semiconductor layer having a device forming region is formed on substrate. Next, a region except for the device forming region is changed into an insulator. In this case, a conducting path is left across the semiconductor device to electrically connect the semiconductor device with an adjacent semiconductor device. Subsequently, the device forming region is etched on the condition that the conducting path is left. Finally, the conducting path is disrupted after the etching process. Thus, the semiconductor device and the adjacent semiconductor device are left in an electrical contact via the conducting path during the etching process. Consequently, the uniformity of the etching between the semiconductor devices is largely improved.Type: GrantFiled: December 1, 1997Date of Patent: August 24, 1999Assignee: NEC CorporationInventors: Walter Contrata, Naotaka Iwata
-
Patent number: 5879963Abstract: A method and apparatus for providing a sub-ground plane for a micromachined device. The sub-ground plane is formed in or on the substrate. Above the sub-ground plane is a dielectric and then a discontinuous conductive layer used for interconnects for parts of the micromachined device. A movable microstructure is suspended above the interconnect layer. A conductive layer can be suspended above the movable microstructure. In one embodiment, the sub-ground plane is diffused into the substrate or a well in the substrate, and is of an opposite type from the type of silicon into which it is diffused. Alternatively, the sub-ground plane is formed from a conductive layer, deposited over the substrate before the layer used for interconnects.Type: GrantFiled: March 18, 1997Date of Patent: March 9, 1999Assignee: Analog Devices, Inc.Inventors: Roger T. Howe, Richard S. Payne, Stephen F. Bart
-
Patent number: 5856703Abstract: A method of forming integrated circuitry includes, a) providing a pair of spaced and adjacent electrically conductive elongated lines; and b) providing electrically insulative material over the pair of spaced lines in a manner which leaves an elongated void between the lines, the elongated void being top sealed along its substantial elongated length. Preferably, the electrically insulative material is provided by depositing electrically insulative material over the pair of lines in a manner which produces a retrograde cross-sectional profile of the insulating material relative to the respective line sidewalls and which leaves an elongated top sealed void within the insulating material between the lines, the elongated void being open at at least one end. The void at the one end is subsequently sealed.Type: GrantFiled: September 30, 1997Date of Patent: January 5, 1999Assignee: Micron Technology, Inc.Inventor: Monte Manning
-
Patent number: 5834333Abstract: A method of forming apparatus including a force transducer on a silicon substrate having an upper surface, the silicon substrate including a dopant of one of the n-type or the p-type, the force transducer including a cavity having spaced end walls and a beam supported in the cavity, the beam extending between the end walls of the cavity, the method including the steps of: (a) implanting in the substrate a layer of a dopant of said one of the n-type or the p-type; (b) depositing an epitaxial layer on the upper surface of the substrate, the epitaxial layer including a dopant of the other of the n-type or the p-type; (c) implanting a pair of spaced sinkers through the epitaxial layer and into electrical connection with said layer, each of the sinkers including a dopant of the one of the n-type or the p-type; (d) anodizing the substrate to form porous silicon of the sinkers and the layer; (e) oxidizing the porous silicon to form silicon dioxide; and (f) etching the silicon dioxide to form the cavity and beam.Type: GrantFiled: October 23, 1997Date of Patent: November 10, 1998Assignee: SSI Technologies, Inc.Inventors: James D. Seefeldt, Michael F. Mattes