Separated By Insulator (i.e., Floating Gate) Patents (Class 438/593)
-
Patent number: 8541284Abstract: A method of manufacturing a semiconductor device includes forming a plurality of strings spaced a first distance from each other, each string including first preliminary gate structures spaced a second distance, smaller than the first distance, between second preliminary gate structures, forming a first insulation layer to cover the first and second preliminary gate structures, forming an insulation layer structure to fill a space between the strings, forming a sacrificial layer pattern to partially fill spaces between first and second preliminary gate structures, removing a portion of the first insulation layer not covered by the sacrificial layer pattern to form a first insulation layer pattern, reacting portions of the first and second preliminary gate structures not covered by the first insulation layer pattern with a conductive layer to form gate structures, and forming a capping layer on the gate structures to form air gaps between the gate structures.Type: GrantFiled: November 22, 2011Date of Patent: September 24, 2013Assignee: Samsung Electronics Co., Ltd.Inventor: Jae-Hwang Sim
-
Publication number: 20130240970Abstract: According to one embodiment, a nonvolatile semiconductor memory device includes a semiconductor substrate, a gate insulating film formed on the semiconductor substrate, a floating gate electrode formed on the gate insulating film, made of polysilicon containing a p-type impurity as a group XIII element, and having a lower film and an upper film stacked on the lower film, an inter-electrode insulating film formed on the floating gate electrode, and a control gate electrode formed on the inter-electrode insulating film. One of a concentration and an activation concentration of the p-type impurity in the upper film is higher than one of a concentration and an activation concentration of the p-type impurity in the lower film.Type: ApplicationFiled: September 4, 2012Publication date: September 19, 2013Inventors: Masaki KONDO, Nobutoshi AOKI, Takashi IZUMIDA, Tomomi YODA
-
Patent number: 8536637Abstract: A method for manufacturing Flash memory devices includes forming a well region in a substrate, depositing a gate dielectric layer overlying the well region, and depositing a first polysilicon layer overlying the gate dielectric layer. The method also includes depositing a dielectric layer overlying the first polysilicon layer and depositing a second polysilicon layer overlying the dielectric layer to form a stack layer. The method simultaneously patterns the stack layer to form a first flash memory cell, which includes a first portion of the second polysilicon layer overlying a first portion of the dielectric layer overlying a first portion of first polysilicon layer and to form a select device, which includes a second portion of second polysilicon layer overlying a second portion of dielectric layer overlying a second portion of first polysilicon layer. The method further includes forming source/drain regions using ion implant.Type: GrantFiled: December 2, 2010Date of Patent: September 17, 2013Assignee: Semiconductor Manufacturing International (Shanghai) CorporationInventors: Daniel Xu, Roger Lee
-
Patent number: 8536639Abstract: The present invention discloses a floating gate structure of a flash memory device and a method for fabricating the same, which relates to a nonvolatile memory in a manufacturing technology of an ultra-large-scaled integrated circuit. In the invention, by modifying a manufacturing of a floating gate in the a standard process for the flash memory, that is, by adding three steps of deposition, two steps of etching and one step of CMP, an -shaped floating gate is formed. In addition to these steps, all the other steps are the same as those of the standard process for the flash memory process. By the invention, a coupling ratio may be improved effectively and a crosstalk between adjacent devices may be lowered, without adding additional photomasks and barely increasing a process complexity, which are very important to improve programming speed and reliability.Type: GrantFiled: November 30, 2011Date of Patent: September 17, 2013Assignee: Peking UniversityInventors: Yimao Cai, Song Mei, Ru Huang
-
Patent number: 8533938Abstract: In a resistance change memory (ReRAM) storing data by utilizing change in resistance of a resistance change element, a transistor T, interlayer insulating films, W plugs and the like are formed on a semiconductor substrate. Thereafter, a Pt film serving as a lower electrode of the resist change element is formed and a transition metal film (Ni film) is formed on the Pt film. After that, the surface of the transition metal film is oxidized to form a transition metal oxide film and a Pt film serving as an upper electrode is formed on the transition metal oxide film.Type: GrantFiled: June 18, 2009Date of Patent: September 17, 2013Assignee: Fujitsu LimitedInventors: Hideyuki Noshiro, Kentaro Kinoshita
-
Publication number: 20130237048Abstract: The present invention provides method of fabricating an erasable programmable single-poly nonvolatile memory, comprising steps of: defining a first area and a second area in a first type substrate; forming a second type well region in the first area; forming a first gate oxide layer and a second gate oxide layer covered on a surface of the first area, wherein the second gate oxide layer is extended to and is adjacent to the second area; forming a DDD region in the second area; etching a portion of the second gate oxide layer above the second area; forming two polysilicon gates covered on the first and the second gate oxide layers; and defining a second type doped region in the DDD region and a first type doped regions in the second type well region.Type: ApplicationFiled: September 4, 2012Publication date: September 12, 2013Applicant: eMemory Technology Inc.Inventors: Te-Hsun Hsu, Hsin-Ming Chen, Wen-Hao Ching, Wei-Ren Chen
-
Patent number: 8530297Abstract: Fabricating non-volatile storage includes creating gate stacks with hard masks on top of the gate stacks. The gate stacks include two polysilicon layers and a dielectric layer between the two polysilicon layers. A portion of the hard mask over each gate stack is removed, leaving two separate tapered sections of each of the hard masks positioned above an upper polysilicon layer of the gate stacks. After the removing the portion of the hard masks, fluorine is implanted into the upper polysilicon layer of the gate stacks. Metal is added on the top surface of the upper polysilicon layer of the floating gate stacks. A silicidation process for the metal and the upper polysilicon layer of the gate stacks is preformed and the remaining tapered sections of the hard mask are removed. Other control lines can then be added.Type: GrantFiled: April 18, 2010Date of Patent: September 10, 2013Assignee: SanDisk Technologies Inc.Inventors: Jayavel Pachamuthu, Vinod R. Purayath
-
Patent number: 8524589Abstract: A method of forming a semiconductor device is disclosed. Nitrogen layers of an IPD stack are deposited using silane and a nitrogen plasma to yield a nitride layer plasma treated through its entire thickness. In addition to nitriding the bottom nitride layer of the stack, the middle nitride layer may also be nitrided. Depositing silicon from silane in a nitrogen plasma may be accomplished using high density plasma, ALD, or remote plasma processes. Elevated temperature may be used during deposition to reduce residual hydrogen in the deposited layer.Type: GrantFiled: January 16, 2012Date of Patent: September 3, 2013Assignee: Applied Materials, Inc.Inventor: Matthew Scott Rogers
-
Patent number: 8513634Abstract: A data storage and a semiconductor memory device including the same are provided, the data storage including a lower electrode, a first discharge prevention layer stacked on the lower electrode, a phase-transition layer on the first discharge prevention layer, a second discharge prevention layer stacked on the phase-transition layer, and an upper electrode stacked on the second discharge prevention layer. The phase transition layer includes oxygen and exhibits two different resistance characteristics depending on whether an insulating property thereof changed. The first and second discharge prevention layers block discharge of the oxygen from the phase transition layer.Type: GrantFiled: June 15, 2009Date of Patent: August 20, 2013Assignee: Samsung Electronics Co., Ltd.Inventors: Jung-hyun Lee, Sung-ho Park, Myoung-jae Lee, Young-soo Park
-
Patent number: 8501610Abstract: Non-volatile memories and methods of fabrication thereof are described. In one embodiment, a method of fabricating a semiconductor device includes forming an oxide layer over a semiconductor substrate, and exposing the oxide layer to a first nitridation step to form a first nitrogen rich region. The first nitrogen rich region is disposed adjacent an interface between the oxide layer and the semiconductor substrate. After the first nitridation step, the oxide layer is exposed to a second nitridation step to form a second nitrogen rich region. A first gate electrode is formed on the oxide layer, wherein the second nitrogen rich region is disposed adjacent an interface between the oxide layer and the first gate electrode.Type: GrantFiled: February 26, 2010Date of Patent: August 6, 2013Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Chih-Wei Lin, Yi-Fang Lee, Cheng-Ta Wu, Cheng-Yuan Tsai
-
Patent number: 8486781Abstract: A method of manufacturing flash memory device is provided and includes the following steps. First, a substrate is provided. Then, a stacked gate structure is formed on the substrate. Subsequently, a first oxide layer is formed on the stacked gate structure. Following that, a nitride spacer is formed on the first oxide layer, wherein a nitrogen atom-introducing treatment is performed after the forming of the first oxide layer and before the forming of the nitride spacer. Accordingly, the nitrogen atom-introducing treatment of the presentation invention can improve the data retention reliability of the flash memory device.Type: GrantFiled: April 7, 2010Date of Patent: July 16, 2013Assignee: United Microelectronics Corp.Inventors: Chih-Jen Huang, Chien-Hung Chen
-
Publication number: 20130175597Abstract: A floating gate transistor, memory cell, and method of fabricating a device. The floating gate transistor includes one or more gated wires substantially cylindrical in form. The floating gate transistor includes a first gate dielectric layer at least partially covering the gated wires. The floating gate transistor further includes a plurality of gate crystals discontinuously arranged upon the first gate dielectric layer. The floating gate transistor also includes a second gate dielectric layer covering the plurality of gate crystals and the first gate dielectric layer.Type: ApplicationFiled: January 5, 2012Publication date: July 11, 2013Applicant: International Business Machines CorporationInventors: Sarunya Bangsaruntip, Guy M. Cohen, Amlan Majumdar, Jeffrey W. Sleight
-
Publication number: 20130171814Abstract: A method of manufacturing a semiconductor device includes: forming a conductive film on a semiconductor substrate; patterning the conductive film in a memory region to form a first gate electrode; after forming the first gate electrode, forming a mask film above each of the conductive film in a logic region and the first gate electrode; removing the mask film in the logic region; forming a first resist film above the mask film left in the memory region and above the conductive film left in the logic region; and forming a second gate electrode in the logic region by etching the conductive film using the first resist film as a mask.Type: ApplicationFiled: November 5, 2012Publication date: July 4, 2013Applicant: FUJITSU SEMICONDUCTOR LIMITEDInventor: FUJITSU SEMICONDUCTOR LIMITED
-
Patent number: 8476693Abstract: In one embodiment, a nonvolatile semiconductor memory includes a memory cell array, a first silicon nitride film and a second silicon nitride film. The memory cell array includes NAND cell units. Each of the NAND cell units has memory cell transistors, a source-side select gate transistor and a drain-side select gate transistor. The source-side select gate transistors is disposed in such a manner as to face each other and the drain-side select gate transistors is disposed in such a manner as to face each other. The first silicon nitride film is present in a region between the source-side select gate transistors and is disposed at a position lowest from the upper surface of the semiconductor substrate. The second silicon nitride film is formed in a region between the drain-side select gate transistors and is disposed at a position lowest from the upper surface of the semiconductor substrate.Type: GrantFiled: March 17, 2011Date of Patent: July 2, 2013Assignee: Kabushiki Kaisha ToshibaInventors: Takayuki Toba, Tohru Ozaki
-
Patent number: 8471325Abstract: According to one embodiment, a nonvolatile memory device includes a substrate, a first electrode, a second electrode, a third electrode, a first memory portion and a second memory portion. The first electrode extends in a first direction and is provided on the substrate. The second electrode extends in a second direction crossing the first direction and is provided on the first electrode. The third electrode extends in a third direction crossing the second direction and is provided on the second electrode. The first memory portion is provided between the first and the second electrodes and has a first oxygen composition ratio and a first layer thickness. The second memory portion is provided between the second and the third electrodes and has at least one of a second oxygen composition ratio different from the first oxygen composition ratio and a second layer thickness different from the first layer thickness.Type: GrantFiled: September 20, 2010Date of Patent: June 25, 2013Assignee: Kabushiki Kaisha ToshibaInventors: Hiroyuki Fukumizu, Noriko Bota
-
Publication number: 20130153980Abstract: A nonvolatile semiconductor storage device manufacturing method including forming a gate insulating film, a first silicon film, an inter-electrode insulating film, a second silicon film, and a processing insulating film on a semiconductor substrate; embedding an inter-gate insulating film between the gate electrodes of the memory cell transistors and the selector gate transistors; detaching the processing insulating film to expose an upper surface of the second silicon film, and processing the inter-gate insulating film so that an upper surface of the inter-gate insulating film is substantially at the same level as the upper surface of the second silicon film; exposing an upper portion of the second silicon film by etching the inter-gate insulating film between the gate electrodes of two adjacent ones of the selector gate transistors down to a first depth while leaving a contact region of a first width between the gate electrodes; performing silicidation of the upper portion of the second silicon film of eachType: ApplicationFiled: December 7, 2012Publication date: June 20, 2013Inventor: Masashi HONDA
-
Patent number: 8466005Abstract: Embodiments of the invention generally relate to memory devices and methods for fabricating such memory devices. In one embodiment, a method for fabricating a resistive switching memory device includes depositing a metallic layer on a lower electrode disposed on a substrate and exposing the metallic layer to an activated oxygen source while heating the substrate to an oxidizing temperature within a range from about 300° C. to about 600° C. and forming a metal oxide layer from an upper portion of the metallic layer during an oxidation process. The lower electrode contains a silicon material and the metallic layer contains hafnium or zirconium. Subsequent to the oxidation process, the method further includes heating the substrate to an annealing temperature within a range from greater than 600° C. to about 850° C. while forming a metal silicide layer from a lower portion of the metallic layer during a silicidation process.Type: GrantFiled: July 22, 2011Date of Patent: June 18, 2013Assignee: Intermolecular, Inc.Inventors: Dipankar Pramanik, Tony P. Chiang, Tim Minvielle, Takeshi Yamaguchi
-
Patent number: 8460996Abstract: An integrated circuit with devices having dielectric layers with different thicknesses. The dielectric layers include a high-k dielectric and some of the dielectric layers include an oxide layer that is formed from an oxidation process. Each device includes a layer including germanium or carbon located underneath the electrode stack of the device. A silicon cap layers is located over the layer including germanium or carbon.Type: GrantFiled: October 31, 2007Date of Patent: June 11, 2013Assignee: Freescale Semiconductor, Inc.Inventors: Gauri V. Karve, Mark D. Hall, Srikanth B. Samavedam
-
Patent number: 8455341Abstract: Methods of forming features such as word lines of memory circuitry are disclosed. One such method includes forming an initial pitch multiplied feature pattern extending from a target area into only one of a first or second periphery area received on opposing sides of the target area. Thereafter, a subsequent feature pattern is formed which extends from the target array area into the other of the first or second periphery area. The initial and subsequent feature patterns may be used in forming features in an underlying material which extend from the target area to the first and second periphery areas. Other embodiments are disclosed.Type: GrantFiled: September 2, 2010Date of Patent: June 4, 2013Assignee: Micron Technology, Inc.Inventors: Stephen W. Russell, Kyle A. Armstrong
-
Publication number: 20130135933Abstract: Non-volatile memory (NVM) devices are disclosed. In one aspect, a NVM device may include a substrate, and a field-effect transistor (FET). The FET may include a first doped region in the substrate and a second doped region in the substrate. The first and the second doped regions may define a channel region of the substrate between them. An insulating layer may overlie the channel region. A floating gate may overlie the insulating layer. Charge of an amount that encodes a value may be stored on the floating gate. The floating gate and the first and the second doped regions may be shaped such that the floating gate defines with the first doped region a first border of a first length, and the floating gate defines with the second doped region a second border of a second length that is less than 90% of the first length.Type: ApplicationFiled: January 8, 2013Publication date: May 30, 2013Applicant: SYNOPSYS, INC.Inventor: SYNOPSYS, INC.
-
Patent number: 8435878Abstract: A method for forming a field effect transistor (FET) device includes forming a dielectric layer on a substrate, forming a first metal layer on the dielectric layer, removing a portion of the first metal layer to expose a portion of the dielectric layer, forming a second metal layer on the dielectric layer and the first metal layer, and removing a portion of the first metal layer and the second metal layer to define a boundary region between a first FET device and a second FET device.Type: GrantFiled: April 6, 2010Date of Patent: May 7, 2013Assignee: International Business Machines CorporationInventors: Dechao Guo, Shu-Jen Han, Chung-Hsun Lin, Yanfeng Wang
-
Patent number: 8431997Abstract: It is an object to solve inhibition of miniaturization of an element and complexity of a manufacturing process thereof. It is another object to provide a nonvolatile memory device and a semiconductor device having the memory device, in which data can be additionally written at a time besides the manufacturing time and in which forgery caused by rewriting of data can be prevented. It is further another object to provide an inexpensive nonvolatile memory device and semiconductor device. A memory element is manufactured in which a first conductive layer, a second conductive layer that is beside the first conductive layer, and conductive fine particles of each surface which is covered with an organic film are deposited over an insulating film. The conductive fine particles are deposited between the first conductive layer and the second conductive layer.Type: GrantFiled: September 13, 2012Date of Patent: April 30, 2013Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventor: Yoshiharu Hirakata
-
Publication number: 20130099301Abstract: A nonvolatile memory device and a method of manufacturing thereof are provided. The method includes forming a floating gate on a substrate, forming a dielectric layer to conform to a shape of the floating gate, forming a conductive layer to form a control gate on the substrate, the control gate covering the floating gate and the dielectric layer, forming a photoresist pattern on one side of the conductive layer, forming the control gate in the form of a spacer to surround sides of the floating gate, the forming of the control gate including performing an etch-back on the conductive layer until a portion of the dielectric layer on the floating gate is exposed, and forming a poly pad, to which a plurality of contact plugs are connected, on one side of the control gate, the forming of the poly pad including removing the photoresist pattern.Type: ApplicationFiled: May 11, 2012Publication date: April 25, 2013Applicant: MAGNACHIP SEMICONDUCTOR, LTD.Inventors: Jeong-ho Cho, Jung-goo Park, Min-wan Chu, Doo-yeol Ryu
-
Patent number: 8426299Abstract: A method of fabricating a semiconductor device may include: alternatively stacking dielectric layers and conductive layers on a substrate to form a stack structure, forming a first photoresist pattern on the stack structure, forming a second photoresist pattern whose thickness is reduced as the second photoresist pattern extends from the center of the stack structure towards a periphery of the stacked structure by performing a heat treatment on the first photoresist pattern, etching the stack structure through the second photoresist pattern to form a slope profile on the stack structure whose thickness is reduced as the slope profile extends from the center of the stack structure towards a periphery of the stacked structure, and forming a step-type profile on the end part of the stack structure by selectively etching the dielectric layer.Type: GrantFiled: December 27, 2011Date of Patent: April 23, 2013Assignee: Samsung Electronics Co., LtdInventors: Joon-Sung Kim, Hye-Soo Shin, Mi-Youn Kim, Young-Soo Kim
-
Patent number: 8426270Abstract: Embodiments of the invention generally relate to memory devices and methods for manufacturing such memory devices. In one embodiment, a method for forming a memory device with a textured electrode is provided and includes forming a silicon oxide layer on a lower electrode disposed on a substrate, forming metallic particles on the silicon oxide layer, wherein the metallic particles are separately disposed from each other on the silicon oxide layer. The method further includes etching between the metallic particles while removing a portion of the silicon oxide layer and forming troughs within the lower electrode, removing the metallic particles and remaining silicon oxide layer by a wet etch process while revealing peaks separated by the troughs disposed on the lower electrode, forming a metal oxide film stack within the troughs and over the peaks of the lower electrode, and forming an upper electrode over the metal oxide film stack.Type: GrantFiled: July 22, 2011Date of Patent: April 23, 2013Assignee: Intermolecular, Inc.Inventor: Dipankar Pramanik
-
Patent number: 8421144Abstract: An electrically erasable programmable read-only memory includes a first polysilicon layer, a second polysilicon layer and a third polysilicon layer, the first polysilicon layer and the third polysilicon layer forming a control gate and the second polysilicon layer forming a floating gate. The first polysilicon layer is horizontally disposed in series with the second polysilicon layer and is connected to the third polysilicon layer, so that the control gate encloses all of the floating gate except for a tunnel surface of the floating gate.Type: GrantFiled: June 9, 2010Date of Patent: April 16, 2013Assignee: Electronics and Telecommunications Research InstituteInventor: Jin-Yeong Kang
-
Publication number: 20130082315Abstract: A semiconductor device of the present invention has a first insulating film formed between a control gate electrode and a semiconductor substrate and a second insulating film formed between a memory gate electrode and the semiconductor substrate and between the control gate electrode and the memory gate electrode, the second insulating film having a charge accumulating part therein. The second insulating film has a first film, a second film serving as a charge accumulating part disposed on the first film, and a third film disposed on the second film. The third film has a sidewall film positioned between the control gate electrode and the memory gate electrode and a deposited film positioned between the memory gate electrode and the semiconductor substrate. In this structure, the distance at a corner part of the second insulating film can be increased, and electric-field concentration can be reduced.Type: ApplicationFiled: September 13, 2012Publication date: April 4, 2013Inventors: Naohiro HOSODA, Daisuke OKADA, Kozo KATAYAMA
-
Publication number: 20130078795Abstract: A memory device and a method of making the memory device are provided. A first dielectric layer is formed on a substrate, a floating gate is formed on the first dielectric layer, a second dielectric layer is formed on the floating gate, a control gate is formed on the second dielectric layer, and at least one film, including a conformal film, is formed over a surface of the memory device.Type: ApplicationFiled: September 14, 2012Publication date: March 28, 2013Applicants: SPANSION LLC, ADVANCED MICRO DEVICES, INC.Inventors: Hiroyuki KINOSHITA, Angela HUI, Hsiao-Han THIO, Kuo-Tung CHANG, Minh VAN NGO, Hiroyuki OGAWA
-
Publication number: 20130075913Abstract: A semiconductor device and a method of fabricating the same, includes vertically stacked layers on an insulator. Each of the layers includes a first dielectric insulator portion, a first metal conductor embedded within the first dielectric insulator portion, a first nitride cap covering the first metal conductor, a second dielectric insulator portion, a second metal conductor embedded within the second dielectric insulator portion, and a second nitride cap covering the second metal conductor. The first and second metal conductors form first vertically stacked conductor layers and second vertically stacked conductor layers. The first vertically stacked conductor layers are proximate the second vertically stacked conductor layers, and at least one air gap is positioned between the first vertically stacked conductor layers and the second vertically stacked conductor layers.Type: ApplicationFiled: September 22, 2011Publication date: March 28, 2013Applicant: International Business Machines CorporationInventors: Edward C. Cooney, III, Jeffrey P. Gambino, Zhong-Xiang He, Xiao Hu Liu, Thomas L. McDevitt, Gary L. Milo, William J. Murphy
-
Patent number: 8404576Abstract: A gate structure includes an insulation layer on a substrate, a first conductive layer pattern on the insulation layer, a metal ohmic layer pattern on the first conductive layer pattern, a diffusion reduction layer pattern on the metal ohmic layer pattern an amorphous layer pattern on the diffusion reduction layer pattern, and a second conductive layer pattern on the amorphous layer pattern. The gate structure may have a low sheet resistance and desired thermal stability.Type: GrantFiled: March 22, 2011Date of Patent: March 26, 2013Assignee: Samsung Electronics Co., Ltd.Inventors: Tae-Ho Cha, Seong-Hwee Cheong, Gil-Heyun Choi, Byung-Hee Kim, Hee-Sook Park, Jong-Min Baek
-
Patent number: 8399307Abstract: A method of forming a memory device includes providing a substrate having a surface region, defining a cell region and first and second peripheral regions, sequentially forming a first dielectric material, a first wiring structure for a first array of devices, and a second dielectric material over the surface region, forming an opening region in the first peripheral region, the opening region extending in a portion of at least the first and second dielectric materials to expose portions of the first wiring structure and the substrate, forming a second wiring material that is overlying the second dielectric material and fills the opening region to form a vertical interconnect structure in the first peripheral region, and forming a second wiring structure from the second wiring material for a second array of devices, the first and second wiring structures being separated from each other and electrically connected by the vertical interconnect structure.Type: GrantFiled: June 25, 2012Date of Patent: March 19, 2013Assignee: Crossbar, Inc.Inventor: Scott Brad Herner
-
Patent number: 8395202Abstract: A memory cell is provided including a tunnel dielectric layer overlying a semiconductor substrate. The memory cell also includes a floating gate having a first portion overlying the tunnel dielectric layer and a second portion in the form of a nanorod extending from the first portion. In addition, a control gate layer is separated from the floating gate by an intergate dielectric layer.Type: GrantFiled: September 13, 2011Date of Patent: March 12, 2013Assignee: Micron Technology, Inc.Inventors: Gurtej S. Sandhu, D. V. Nirmal Ramaswamy
-
Publication number: 20130056816Abstract: According to one embodiment, a nonvolatile semiconductor memory device includes: a substrate; a memory unit provided on the substrate; and a non-memory unit provided on the substrate. The memory unit includes: a first stacked body including a plurality of first electrode films and a first inter-electrode insulating film, the plurality of first electrode films being stacked along a first axis perpendicular to the major surface, the first inter-electrode insulating film being provided between two of the first electrode films mutually adjacent along the first axis; a first semiconductor layer opposing side surfaces of the first electrode films; a first memory film provided between the first semiconductor layer and the first electrode films; and a first conductive film provided on the first stacked body apart from the first stacked body. The non-memory unit includes a resistance element unit of the same layer as the conductive film.Type: ApplicationFiled: March 15, 2012Publication date: March 7, 2013Applicant: Kabushiki Kaisha ToshibaInventors: Masao Iwase, Hiroyasu Tanaka
-
Publication number: 20130049093Abstract: Various embodiments include apparatuses and methods of forming the same. One such apparatus can include a first dielectric material and a second dielectric material, and a conductive material between the first dielectric material and the second dielectric material. A charge storage element, such as a floating gate or charge trap, is between the first dielectric material and the second dielectric material and adjacent to the conductive material. The charge storage element has a first surface and a second surface. The first and second surfaces are substantially separated from the first dielectric material and the second dielectric material, respectively, by a first air gap and a second air gap. Additional apparatuses and methods are disclosed.Type: ApplicationFiled: August 31, 2011Publication date: February 28, 2013Inventors: Minsoo Lee, Akira Goda
-
Publication number: 20130049122Abstract: In one embodiment, a semiconductor device includes a substrate, and a gate insulator disposed on the substrate. The device further includes a gate electrode including a first electrode layer which is disposed on an upper surface of the gate insulator and has a first work function, and a second electrode layer which is continuously disposed on the upper surface of the gate insulator and an upper surface of the first electrode layer and has a second work function that is different from the first work function, and sidewall insulators disposed on side surfaces of the gate electrode. A height of the upper surface of the first electrode layer is lower than a height of upper surfaces of the sidewall insulators.Type: ApplicationFiled: June 27, 2012Publication date: February 28, 2013Applicant: Kabushiki Kaisha ToshibaInventors: Toshitaka MIYATA, Nobutoshi Aoki
-
Patent number: 8383478Abstract: Nonvolatile memory cells and methods of forming the same are provided, the methods including forming a first conductor at a first height above a substrate; forming a first pillar-shaped semiconductor element above the first conductor, wherein the first pillar-shaped semiconductor element comprises a first heavily doped layer of a first conductivity type, a second lightly doped layer above and in contact with the first heavily doped layer, and a third heavily doped layer of a second conductivity type above and in contact with the second lightly doped layer, the second conductivity type opposite the first conductivity type; forming a first dielectric antifuse above the third heavily doped layer of the first pillar-shaped semiconductor element; and forming a second conductor above the first dielectric antifuse.Type: GrantFiled: August 1, 2011Date of Patent: February 26, 2013Assignee: SanDisk 3D LLCInventors: Scott Brad Herner, Maitreyee Mahajani
-
Publication number: 20130043509Abstract: A non-volatile memory device according to an aspect of the present disclosure includes a substrate, a plurality of word lines stacked over the substrate and having a stepwise pattern, wherein the plurality of word lines each have a pad region, and a plurality of contact plugs coupled to the respective pad regions of the word lines, wherein a width of a pad region of a first one of the plurality of word lines is greater than a width of a pad region of a second word line lower than the first word line.Type: ApplicationFiled: August 16, 2012Publication date: February 21, 2013Inventors: Sung Yoon CHO, Hae Jung LEE, Byung Soo PARK, Eun Mi KIM
-
Patent number: 8377774Abstract: A split gate-type non-volatile semiconductor memory device includes a floating gate having an acute-angled portion between a side surface and an upper surface above a semiconductor substrate; a control gate provided apart from the floating gate to oppose to the acute-angled portion; and an insulating portion provided on the floating gate. A side surface of the insulating portion on a side of the control gate is inclined to a direction apart from the control gate with respect to a vertical line to the semiconductor substrate.Type: GrantFiled: March 6, 2012Date of Patent: February 19, 2013Assignee: Renesas Electronics CorporationInventor: Takaaki Nagai
-
Patent number: 8377793Abstract: A method of manufacturing a non-volatile memory device, including providing at least one control gate layer on a substrate. A passage may be created between the at least one control gate layer and the substrate. In the passage at least one filling layer may be provided. A floating gate structure including the filling layer may be formed, as well as a control gate structure including the at least one control gate layer, the control gate structure being in a stacked configuration with the floating gate structure.Type: GrantFiled: October 23, 2007Date of Patent: February 19, 2013Assignee: Freescale Semiconductor, Inc.Inventor: Marius Orlowski
-
Publication number: 20130040450Abstract: Disclosed herein are various methods of forming metal-containing insulating material regions on a metal layer of a gate structure of a semiconductor device. In one example, the method includes forming a gate structure of a transistor, the gate structure comprising at least a first metal layer, and forming a first metal-containing insulating material region in the first metal layer by performing a gas cluster ion beam process using to implant gas molecules into the first metal layer.Type: ApplicationFiled: August 8, 2011Publication date: February 14, 2013Applicant: GLOBALFOUNDRIES INC.Inventors: Ruilong Xie, Chang Seo Park, William James Taylor, JR., John Iacoponi
-
Publication number: 20130032870Abstract: Methods of forming multi-tiered semiconductor devices are described, along with apparatuses that include them. In one such method, a silicide is formed in a tier of silicon, the silicide is removed, and a device is formed at least partially in a void that was occupied by the silicide. One such apparatus includes a tier of silicon with a void between tiers of dielectric material. Residual silicide is on the tier of silicon and/or on the tiers of dielectric material and a device is formed at least partially in the void. Additional embodiments are also described.Type: ApplicationFiled: August 3, 2011Publication date: February 7, 2013Inventors: Anurag Jindal, Gowri Damarla, Roger W. Lindsay, Eric Blomiley
-
Patent number: 8367537Abstract: An embodiment of the present invention is directed to a method of forming a memory cell. The method includes etching a trench in a substrate and filling the trench with an oxide to form a shallow trench isolation (STI) region. A portion of an active region of the substrate that comes in contact with the STI region forms a bitline-STI edge. The method further includes forming a gate structure over the active region of the substrate and over the STI region. The gate structure has a first width substantially over the center of the active region of the substrate and a second width substantially over the bitline-STI edge, and the second width is greater than the first width.Type: GrantFiled: May 10, 2007Date of Patent: February 5, 2013Assignee: Spansion LLCInventors: Meng Ding, YouSeok Suh, Shenqing Fang, Kuo-Tung Chang
-
Publication number: 20130026552Abstract: A split gate memory cell is fabricated with a dielectric spacer comprising a high-k material between the word gate and the memory gate stack. Embodiments include memory cells with a dielectric spacer comprising low-k and high-k layers. Other embodiments include memory cells with an air gap between the word gate and the memory gate stack.Type: ApplicationFiled: July 25, 2011Publication date: January 31, 2013Inventors: Eng Huat Toh, Shyue Seng (Jason) Tan, Elgin Quek
-
Publication number: 20130020627Abstract: In one embodiment, a shift register memory includes first and second control electrodes extending in a first direction parallel to a surface of a substrate, and facing each other in a second direction perpendicular to the first direction. The memory further includes a plurality of first floating electrodes provided in a line on a first control electrode side between the first and second control electrodes. The memory further includes a plurality of second floating electrodes provided in a line on a second control electrode side between the first and second control electrodes. Each of the first and second floating electrodes has a planar shape which is mirror-asymmetric with respect to a plane perpendicular to the first direction.Type: ApplicationFiled: March 1, 2012Publication date: January 24, 2013Applicant: Kabushiki Kaisha ToshibaInventors: Yoshiaki FUKUZUMI, Masaru KITO, Tomoko FUJIWARA, Kaori KAWASAKI, Hideaki AOCHI
-
Publication number: 20130009231Abstract: According to one exemplary embodiment, a method for concurrently fabricating a memory region with a logic region in a common substrate includes forming a lower dielectric segment in the common substrate in the memory and logic regions. The method also includes forming a polysilicon segment over the lower dielectric segment in the memory region, while concurrently forming a sacrificial polysilicon segment over the lower dielectric segment in the logic region. Furthermore, the method includes removing from the logic region the lower dielectric segment and the sacrificial polysilicon segment. The method additionally includes forming a high-k segment in the logic region over the common substrate, and in the memory region over the polysilicon segment and forming a metal segment over the high-k segment in the logic and memory regions. An exemplary structure achieved by the described exemplary method is also disclosed.Type: ApplicationFiled: July 8, 2011Publication date: January 10, 2013Applicant: BROADCOM CORPORATIONInventors: Wei Xia, Xiangdong Chen
-
Patent number: 8350344Abstract: Provided are a semiconductor device and a method of fabricating the same. The semiconductor device may include a charge storage structure and a gate. The charge storage structure is formed on a substrate. The gate is formed on the charge storage structure. The gate includes a lower portion formed of silicon and an upper portion formed of metal silicide. The upper portion of the gate has a width greater than that of the lower portion of the gate.Type: GrantFiled: March 10, 2011Date of Patent: January 8, 2013Assignee: Samsung Electronics Co., Ltd.Inventors: Jung-Min Son, Woon-Kyung Lee
-
Publication number: 20130001667Abstract: A method for making a nonvolatile memory device includes the following steps. A conductive structure is formed, wherein the conductive structure has a first top portion. The first top portion is converted into a second top portion having a domed surface.Type: ApplicationFiled: June 28, 2011Publication date: January 3, 2013Applicant: MACRONIX INTERNATIONAL CO., LTD.Inventors: Chi-Pin Lu, Jung-Yu Hsieh, Ling-Wuu Yang
-
Publication number: 20120326221Abstract: Methods of fabricating multi-tiered semiconductor devices are described, along with apparatus and systems that include them. In one such method, a first dielectric is formed, and a second dielectric is formed in contact with the first dielectric. A channel is formed through the first dielectric and the second dielectric with a first etch chemistry, a void is formed in the first dielectric with a second etch chemistry, and a device is formed at least partially in the void in the first dielectric. Additional embodiments are also described.Type: ApplicationFiled: June 21, 2011Publication date: December 27, 2012Inventor: Nishant Sinha
-
Patent number: 8338244Abstract: Provided are three-dimensional nonvolatile memory devices and methods of fabricating the same. The memory devices include semiconductor pillars penetrating interlayer insulating layers and conductive layers alternately stacked on a substrate and electrically connected to the substrate and floating gates selectively interposed between the semiconductor pillars and the conductive layers. The floating gates are formed in recesses in the conductive layers.Type: GrantFiled: March 9, 2010Date of Patent: December 25, 2012Assignee: Samsung Electronics Co., Ltd.Inventors: Byoungkeun Son, Hansoo Kim, Jinho Kim, Kihyun Kim
-
Patent number: 8338251Abstract: One or more embodiments of the invention relate to a method comprising: treating a fin of a first n-channel access transistor in a static random access memory cell to have a lower charge carrier mobility than a fin of a first n-channel pull-down transistor in a first inverter in the memory cell, the first n-channel access transistor being coupled between a first bit line and a first node of the first inverter; and treating a fin of a second n-channel access transistor in the memory cell to have a lower charge carrier mobility than a fin of a second n-channel pull-down transistor in a second inverter in the memory cell, the second n-channel access transistor being coupled between a second bit line and a second node of the second inverter.Type: GrantFiled: May 16, 2012Date of Patent: December 25, 2012Assignee: Infineon Technologies AGInventors: Joerg Berthold, Christian Pacha, Klaus von Arnim