Contacting Diversely Doped Semiconductive Regions (e.g., P-type And N-type Regions, Etc.) Patents (Class 438/621)
-
Patent number: 7442635Abstract: The present invention is related to a method of producing a semiconductor device and the resulting device. The method is suitable in the first place for producing high power devices, such as High Electron Mobility Transistors (HEMT), in particular HEMT-devices with multiples source-gate-drain groups or multiple base bipolar transistors. According to the method, the interconnect between the source contacts is not produced by air bridge structures, but by etching vias through the semiconductor layer directly to the ohmic contacts and applying a contact layer on the backside of the device.Type: GrantFiled: January 30, 2006Date of Patent: October 28, 2008Assignee: Interuniversitair Microelektronica Centrum (IMEC)Inventors: Johan Das, Wouter Ruythooren
-
Patent number: 7422965Abstract: A method of fabricating a transistor device includes forming a non-crystalline germanium layer on a seed layer. The non-crystalline germanium layer is selectively locally heated to about a melting point thereof to form a single-crystalline germanium layer on the seed layer. The non-crystalline germanium layer may be selectively locally heated, for example, by applying a laser to a portion of the non-crystalline germanium layer. Related devices are also discussed.Type: GrantFiled: June 6, 2006Date of Patent: September 9, 2008Assignee: Samsung Electronics Co., Ltd.Inventors: Yong-Hoon Son, Yu-Gyun Shin, Jong-Wook Lee
-
Patent number: 7410817Abstract: A method of fabricating an array substrate structure for a liquid crystal display device includes defining a display area and a non-display area on a substrate, the display area having a pixel TFT portion and a pixel electrode area, and the non-display area having an n-type driving TFT portion and a p-type driving TFT portion; forming a first gate electrode in the display area, a second and a third gate electrodes and a first capacitor electrode in the non-display area; an amorphous silicon layer on the substrate; crystallizing the amorphous silicon layer to a polycrystalline silicon layer and doping specific portions of the polycrystalline silicon layer with plurality of impurity concentrations; and forming a first semiconductor layer in the display area, a second and a third semiconductor layers and a second capacitor electrode in the non-display area.Type: GrantFiled: November 30, 2004Date of Patent: August 12, 2008Assignee: LG.Philips LCD Co., Ltd.Inventors: Kum-Mi Oh, Kwang-Sik Hwang
-
Patent number: 7358131Abstract: The invention includes SRAM constructions comprising at least one transistor device having an active region extending into a crystalline layer comprising Si/Ge. A majority of the active region within the crystalline layer is within a single crystal of the crystalline layer, and in particular aspects an entirety of the active region within the crystalline layer is within a single crystal of the crystalline layer. The SRAM constructions can be formed in semiconductor on insulator assemblies, and such assemblies can be supported by a diverse range of substrates, including, for example, glass, semiconductor substrates, metal, insulative materials, and plastics. The invention also includes electronic systems comprising SRAM constructions.Type: GrantFiled: February 8, 2006Date of Patent: April 15, 2008Assignee: Micron Technology, Inc.Inventor: Arup Bhattacharyya
-
Patent number: 7323785Abstract: A through-electrode that penetrates a semiconductor substrate and that is insulatively separated from the semiconductor substrate includes an inner through-electrode, a quadrangular ring-shaped semiconductor, and an outer peripheral through-electrode. The quadrangular ring-shaped semiconductor is formed around the inner through-electrode, and the outer peripheral through-electrode is formed around the quadrangular ring-shaped semiconductor.Type: GrantFiled: March 17, 2006Date of Patent: January 29, 2008Assignee: Elpida Memory, Inc.Inventor: Shiro Uchiyama
-
Patent number: 7307012Abstract: A method to form a vertical interconnect advantageous for high-density semiconductor devices. A conductive etch stop layer, preferably of cobalt silicide, is formed. The etch stop layer may be in the form of patterned lines or wires. A layer of contact material is formed on and in contact with the etch stop layer. The layer of contact material is patterned to form posts. Dielectric is deposited over and between the posts, then the dielectric planarized to expose the tops of the posts. The posts can serve as vertical interconnects which electrically connect a next conductive layer formed on and in contact with the vertical interconnects with the underlying etch stop layer. The patterned dimension of vertical interconnects formed according to the present invention can be substantially the same as the minimum feature size, even at very small minimum feature size.Type: GrantFiled: June 30, 2003Date of Patent: December 11, 2007Assignee: Sandisk 3D LLCInventor: James M. Cleeves
-
Patent number: 7256143Abstract: Provided are a semiconductor device having a self-aligned contact plug and a method of fabricating the semiconductor device. The semiconductor device includes conductive patterns, a first interlayer insulating layer, a first spacer, a second interlayer insulating layer, and a contact plug. In each conductive pattern, a conductive layer and a capping layer are sequentially deposited on an insulating layer over a semiconductor substrate. The first interlayer insulating layer fills spaces between the conductive patterns and has a height such that when the first interlayer insulating layer is placed on the insulating layer, the first interlayer insulating layer is lower than a top surface of the capping layer but higher than a top surface of the conductive layer. The first spacer surrounds the outer surface of the capping layer on the first interlayer insulating layer.Type: GrantFiled: February 15, 2005Date of Patent: August 14, 2007Assignee: Samsung Electronics Co., Ltd.Inventors: Myeong-Cheol Kim, Chang-Jin Kang, Kyeong-Koo Chi, Seung-Young Son
-
Patent number: 7247550Abstract: A silicon carbide-based device contact and contact fabrication method employ a layer of poly-silicon on a SiC substrate, with the contact's metal layer deposited on top of the poly-silicon. Both Schottky and ohmic contacts can be formed. The poly-silicon layer can be continuous or patterned, and can be undoped or doped to be n-type or p-type. The present contact and method provide excellent contact adhesion, and can be employed with a number of different device types, to provide electrical contacts for Schottky diodes, pn diodes, and transistors, for example.Type: GrantFiled: February 8, 2005Date of Patent: July 24, 2007Assignee: Teledyne Licensing, LLCInventor: Qingchun Zhang
-
Publication number: 20070161225Abstract: By forming an additional doped region with increased junction depth at areas in which contact regions may connect to drain and source regions, any contact irregularities may be embedded into the additional doped region, thereby reducing the risk for leakage currents or short circuits between the drain and source region and the well region that may be conventionally caused by the contact irregularity. Moreover, additionally or alternatively, the surface topography of the semiconductor region and the adjacent isolation trench may be modified prior to the formation of metal silicide regions and contact plugs to enhance the lithography procedure for forming respective contact openings in an interlayer dielectric material. For this purpose, the isolation trench may be brought to an equal or higher level compared to the adjacent semiconductor region.Type: ApplicationFiled: September 21, 2006Publication date: July 12, 2007Inventors: Carsten Peters, Kai Frohberg, Ralf Richter
-
Patent number: 7183194Abstract: In a socket used to house semiconductor die during testing, a recessed socket contact and methods of making the same are provided that avoid pinching the die's contacts. Semiconductor fabrication techniques are used to construct a dense array of contacts by forming a plurality of interconnected silicon electric contacts on a substrate having a first side and a second side, each silicon electric contact having a portion connected to the first side of the substrate and a portion extending from the first side of the substrate, applying an alignment-preserving material to the second side of the substrate having the plurality of interconnected silicon electric contacts formed on the side thereof, and disconnecting the plurality of interconnected silicon electric contacts from having electrical connection therebetween.Type: GrantFiled: May 24, 2004Date of Patent: February 27, 2007Assignee: Micron Technology, Inc.Inventor: Warren M. Farnworth
-
Patent number: 7098128Abstract: Methods of electroless filling electrically different features such as contact openings to form interconnects and conductive contacts, and semiconductor devices, dies, and systems that incorporate the interconnects and contacts are disclosed. The contact openings are electrically shorted together with a selective material, a nucleation layer is selectively deposited onto the area to be plated (e.g., the base of the opening), and a conductive material is electroless plated onto the nucleation layer to fill the opening. The process achieves substantially simultaneous filling of openings having different surface potentials at an about even rate.Type: GrantFiled: September 1, 2004Date of Patent: August 29, 2006Assignee: Micron Technology, Inc.Inventors: Dale W Collins, Rita J Klein
-
Patent number: 6902998Abstract: A semiconductor device is manufactured by forming a first insulating layer on a semiconductor substrate. First contact pads and second contact pads are formed that penetrate through the first insulating layer and are electrically connected to the semiconductor substrate. A second insulating layer is formed that has guide contact holes that expose upper surfaces of the first contact pads. An etch stopper is formed on bottoms and sidewalls of the guide contact holes of the second insulating layer. Bit lines are formed that are electrically connected to the semiconductor substrate by the second contact pads. The bit lines are electrically isolated from the first contact pads.Type: GrantFiled: April 1, 2003Date of Patent: June 7, 2005Assignee: Samsung Electronics Co., Ltd.Inventors: Sang-hyeon Lee, Chang-hyun Cho, Yang-keun Park
-
Patent number: 6897145Abstract: A method for fabricating a semiconductor device, in which a sufficient misalignment margin is obtained when forming interconnections and contact holes, is provided. Dielectric layer patterns which define recesses in which damascene interconnections are to be formed, are formed. Then, first contact holes between the dielectric layer patterns are etched, and the first contact holes and the recesses are concurrently filled with a conductive material. The recesses can be filled with the conductive material by performing an etch-back process. The dielectric layer patterns are then etched, thereby forming the damascene interconnections and concurrently covering only a region in which second contact holes are to be formed with the dielectric layer patterns. Spaces between the dielectric layer patterns are filled with a mask layer, and then the dielectric layer patterns are selectively removed from the resultant structure, thereby forming the second contact holes aligned with the damascene interconnections.Type: GrantFiled: July 24, 2003Date of Patent: May 24, 2005Assignee: Samsung Electronics Co., Ltd.Inventor: Je-Min Park
-
Patent number: 6838772Abstract: A semiconductor device has a first insulating film deposited over a semiconductor substrate, an interconnect opening portion formed in the first insulating film, an interconnect disposed in the interconnect opening portion, and a second insulating film formed over the first insulating film and the interconnect. The interconnect has a first conductor film, a second conductor film formed via the first conductor film and comprised of one of titanium silicon nitride, tantalum silicon nitride, tantalum nitride and titanium nitride, a third conductor film formed via the first and second conductor films and comprised of a material having good adhesion with copper; and a fourth conductor film formed via the first, second and third conductor conductor film having a copper as a main component. Thus, it is possible to improve adhesion between a conductor film composed mainly of copper and another conductor film having a copper-diffusion barrier function in the interconnect.Type: GrantFiled: May 15, 2003Date of Patent: January 4, 2005Assignee: Renesas Technology Corp.Inventors: Toshio Saitoh, Kensuke Ishikawa, Hiroshi Ashihara, Tatsuyuki Saito
-
Patent number: 6815323Abstract: Ohmic contact formation inclusive of Carbon films on 4H and 6H n-type Silicon Carbide is disclosed. Contact formation includes an initial RF sputtering to produce an amorphous Carbon film with the sp2/sp3 Carbon ratio of about 1.0 measured by X-ray photoelectron spectroscopy. This Carbon film gradually evolves from sp3 to sp2 structures of high sp2 content during an annealing at temperatures ranging from 600° C. to 1350° C. depending on the substrate doping levels, between 1016 and 1019, employed. Formation of sp2 Carbon is accelerated by the presence of metal and gaseous catalytic agents including for example nickel and argon. The sp2 Carbon structures consist especially of nano-size graphitic flakes and also of amorphous aromatic-like Carbon structures, and polyene-like Carbon structures, as are revealed by Raman spectroscopy. Ohmic contact is achieved when a sufficient amount of nano-graphitic flakes are formed at the selected annealing temperature.Type: GrantFiled: January 10, 2003Date of Patent: November 9, 2004Assignee: The United States of America as represented by the Secretary of the Air ForceInventors: Weijie Lu, William C. Mitchel, Warren E. Collins
-
Patent number: 6815351Abstract: A semiconductor configuration with an ohmic contact-connection includes a p-conducting semiconductor region made of silicon carbide. A p-type contact region serves for the contact-connection. The p-type contact region is composed of a material containing at least nickel and aluminum. A substantially uniform material composition is present in the entire p-type contact region. A method for contact-connecting p-conducting silicon carbide with a material containing at least nickel and aluminum is also provided. The two components nickel and aluminum are applied simultaneously on the p-conducting semiconductor region.Type: GrantFiled: March 7, 2003Date of Patent: November 9, 2004Assignee: SiCED Electronics Development GmbH & Co. KGInventors: Peter Friedrichs, Dethard Peters, Reinhold Schörner
-
Patent number: 6812142Abstract: A VLSI contact formation process in which a nitride layer is used to stop a wet oxide etch. An anisotropic plasma etch is used to cut a substantially vertical contact hole through the nitride and underlying layers. Thus, the resulting contact hole has a “Y”-shaped profile.Type: GrantFiled: November 14, 2000Date of Patent: November 2, 2004Assignee: STMicroelectronics, Inc.Inventors: Loi Nguyen, Ravishankar Sundaresan
-
Patent number: 6808975Abstract: A method for forming a self-aligned contact hole includes forming a plurality of conductive structures on a semiconductor substrate, each conductive structure including a conductive film pattern and a protection pattern formed on the conductive film pattern, forming a first insulation film to fill a space between adjacent conductive structures, successively etching the first insulation film and the protection patterns until each of the protection patterns has an exposed level upper surface, forming a second insulation film on the resultant structure, and selectively etching portions of the second insulation film and the first insulation film using a photolithography process to form the self-aligned contact hole exposing a portion of the semiconductor substrate between adjacent conductive structures.Type: GrantFiled: June 30, 2003Date of Patent: October 26, 2004Assignee: Samsung Electronics Co., Ltd.Inventors: Jong-Heui Song, Jun Seo
-
Patent number: 6797602Abstract: Semiconductor devices, such as transistors, with a supersaturated concentration of dopant in the source/drain extension and metal silicide contacts enable the production of smaller, higher speed devices. Supersaturated source/drain extensions are subject to dopant diffusion out from the source/drain extension during high temperature metal silicide contact formation. The formation of lower temperature metal silicide contacts, such as nickel silicide contacts, prevents dopant diffusion and maintains the source/drain extensions in a supersaturated state throughout semiconductor device manufacturing.Type: GrantFiled: February 11, 2002Date of Patent: September 28, 2004Assignee: Advanced Micro Devices, Inc.Inventors: George Jonathan Kluth, Qi Xiang
-
Patent number: 6759267Abstract: A method of programming a first memory cell in an array of at least four memory cells in a semiconductor device, each memory cell including a polysilicon gate, first and second spaced-apart diffused regions, a silicide layer provided over the polysilicon gate, an oxide spacer provided contiguous with a vertical sidewall of the polysilicon gate, and a layer of phase change material provided over at least a portion of the silicide layer, contiguous with the oxide spacer, and over the first diffused region.Type: GrantFiled: July 19, 2002Date of Patent: July 6, 2004Assignee: Macronix International Co., Ltd.Inventor: Hsu-Shun Chen
-
Patent number: 6689661Abstract: A method of forming minimally spaced apart MRAM structures is disclosed. A photolithography technique is employed to define patterns an integrated circuit, the width of which is further reduced by etching to allow formation of patterns used to etch digit line regions with optimum critical dimension between any of the two digit line regions. Subsequent pinned and sense layers of MRAM structures are formed over the minimally spaced digit regions.Type: GrantFiled: April 10, 2001Date of Patent: February 10, 2004Assignee: Micron Technology, Inc.Inventors: D. Mark Durcan, Trung T. Doan, Roger Lee, Dennis Keller, Ren Earl
-
Patent number: 6638850Abstract: Described is a method for fabricating a semiconductor device having an FET of a trench-gate structure obtained by disposing a conductive layer, which will be a gate, in a trench extended in the main surface of a semiconductor substrate, wherein the upper surface of the trench-gate conductive layer is formed equal to or higher than the main surface of the semiconductor substrate. In addition, the conductive layer of the trench gate is formed to have a substantially flat or concave upper surface and the upper surface is formed equal to or higher than the main surface of the semiconductor substrate. Moreover, after etching of the semiconductor substrate to form the upper surface of the conductive layer of the trench gate equal to or higher than the main surface of the semiconductor substrate, a channel region and a source region are formed by ion implantation. The semiconductor device thus fabricated according to the present invention is free from occurrence of a source offset.Type: GrantFiled: June 28, 2000Date of Patent: October 28, 2003Assignees: Hitachi, Ltd., Hitachi ULSI Systems Co., Ltd.Inventors: Hiroshi Inagawa, Nobuo Machida, Kentaro Ooishi
-
Publication number: 20030186470Abstract: A method for electrically determining in a semiconductor wafer the location of edges of a well that underlies an insulating layer that includes forming in the wafer before forming of the well and the insulating layer a plurality of conductive stripes will that pass under the future insulating layer and extend to varying distances under the insulating layer so as to include stripes that will penetrate an edge to be located so as to form a low resistance connection thereto and stripes that will fall short of an edge to be located. From the stripes of minimum penetration that make low resistance can be determined the location of the well edges.Type: ApplicationFiled: April 5, 2001Publication date: October 2, 2003Inventors: Thomas Schafbauer, Andreas Von Ehrenwall, Tobias Mono
-
Patent number: 6614061Abstract: The present invention provides an electrostatic discharge-protection device located between a pad and a specific voltage point. The electrostatic discharge-protection device has a P-type substrate. Then a first N-type well, a first P-type doped region, and a first N-type doped region, are formed on the P-type substrate, wherein the first P-type doped region and the first N-type doped region are coupled to the specific voltage point, respectively. A second P-type doped region and a second N-type doped region are formed on the first N-type well and are coupled to the pad, respectively. Moreover, a third N-type doped region and a fourth N-type doped region are formed on the P-type substrate. The third N-type doped region is coupled to the pad, and a second N-type well is formed between the third N-type doped region and the fourth N-type doped region.Type: GrantFiled: February 13, 2001Date of Patent: September 2, 2003Assignee: Windbond Electronics Corp.Inventor: Jiunn-Way Miaw
-
Patent number: 6613670Abstract: The method of the present invention includes providing a silicon substrate having an impurity region, forming an inter-layer insulating film having a contact hole in the impurity region and forming a titanium film and titanium nitride film in the contact hole. The method of the present invention further includes conducting a heat treatment to cause a reaction between the titanium film and the silicon substrate and forming a tungsten plug on the titanium nitride film in the contact hole. The device of the present invention including the bit lines are made up of a first inter-layer insulating film on the substrate having a first contact hole over the impurity region, a titanium film in the first contact hole, a titanium nitride film on the titanium film, a titanium silicide film on the silicon substrate wherein the titanium silicide film does not include an agglomerate, a tungsten plug on the titanium nitride film in the first contact hole and a circuit element on the first inter-layer insulating film.Type: GrantFiled: November 18, 1999Date of Patent: September 2, 2003Assignee: Hyundai Electronics Industries Co., Ltd.Inventors: Sa Kyun Rha, Jeong Eui Hong, Young Jun Lee
-
Publication number: 20030111693Abstract: A method for fabricating a body contact silicon-on-insulator transistor (10) includes forming a semiconductor substrate (12) over an insulator (14) and lightly doping the semiconductor substrate (12) to form a body region (18). The method also includes forming a gate (20) over the semiconductor substrate (12) and separated from the semiconductor substrate (12) by a gate insulator layer (21). The gate (20) defines a source region (22), a drain region (24) and a contact region (26). The method also includes masking a portion (36) of the gate (20) and the contact region (26) and heavily doping the source region (22), the drain region (24) and an unmasked portion (36) of the gate (20) with a material having a conductivity substantially opposite a conductivity of the body region (18).Type: ApplicationFiled: January 28, 2003Publication date: June 19, 2003Inventor: Sreenath Unnikrishnan
-
Patent number: 6566176Abstract: A transistor device on an SOI wafer includes a metal connect that is in contact with an underside (a bottom surface) of a body of the device. A part of the metal connect is between an active semiconductor region of the device and an underlying buried insulator layer. The metal connect is also in contact with a source of the device, thereby providing some electrical coupling between the source and the body, and as a result reducing or eliminating floating body effects in the device. A method of forming the metal interconnect includes etching away part of the buried insulator layer, for example by lateral etching or isotropic etching, and filling with metal, for example by chemical vapor deposition.Type: GrantFiled: July 16, 2002Date of Patent: May 20, 2003Assignee: Advanced Micro Devices, Inc.Inventor: Darin A. Chan
-
Patent number: 6551877Abstract: A method of manufacturing a memory device. A substrate having an active region, a plurality of gate structures and a plurality of source/drain regions are provided. An inter-layer dielectric layer is formed over the substrate. A global opening that exposes the source/drain regions for forming contacts and the gate structures inside the active region is formed in the inter-layer dielectric layer. A conductive layer that completely fills the global opening is formed over the substrate. A portion of the conductive layer and the inter-layer dielectric layer is removed to expose the upper surface of the gate structures, thereby forming a plurality of contacts between the gate structures.Type: GrantFiled: June 11, 2002Date of Patent: April 22, 2003Assignee: Powerchip Semiconductor Corp.Inventor: Kun-Jung Wu
-
Patent number: 6551903Abstract: A thin film photovoltaic devices is described, having a glass substrate 11 over which is formed a thin film silicon device having an n++ layer 12, a p layer 13 and a dielectric layer 14 (typically silicon oxide or silicon nitride). To create a connection through the p layer 13 to the underlying n++ layer 12, a column of semi-conductor material is heated, the column passing through the various doped layers and the material in the column being heated or melted to allow migration of dopant between layer of the device in the region of the column.Type: GrantFiled: May 31, 2001Date of Patent: April 22, 2003Assignee: Pacific Solar Pty. LimitedInventors: Zhengrong Shi, Paul Alan Basore, Stuart Ross Wenham, Guangchun Zhang, Shijun Cai
-
Patent number: 6531389Abstract: A method for forming a via through a dielectric layer. There is first provided a substrate. There is then formed over the substrate a patterned conductor layer. There is then formed covering the patterned conductor layer a dielectric layer. There is then formed through the dielectric layer a via to access the patterned conductor layer, where the via is incompletely landed upon the patterned conductor layer. There is then purged the via while employing a vacuum purging method to form a purged via. There is then passivated the purged via and passivated the patterned conductor layer exposed within the purged via while employing a plasma passivation method to form a plasma passivated purged via and a plasma passivated patterned conductor layer. Finally, there is then formed into the plasma passivated purged via a conductor stud layer.Type: GrantFiled: December 20, 1999Date of Patent: March 11, 2003Assignee: Taiwan Semiconductor Manufacturing CompanyInventors: Shau-Lin Shue, Mei-Yun Wang
-
Publication number: 20030045086Abstract: After formation of Cu interconnections 46a to 46e each to be embedded in an interconnection groove 40 of a silicon oxide film 39 by CMP and then washing, the surface of each of the silicon oxide film 39 and Cu interconnections 46a to 46e is treated with a reducing plasma (ammonia plasma). Then, without vacuum break, a cap film (silicon nitride film) is formed continuously. This process makes it possible to improve the dielectric breakdown resistance (reliability) of a copper interconnection formed by the damascene method.Type: ApplicationFiled: September 4, 2002Publication date: March 6, 2003Applicant: Hitachi, Ltd.Inventors: Junji Noguchi, Naofumi Ohashi, Kenichi Takeda, Tatsuyuki Saito, Hiruzu Yamaguchi, Nobuo Owada
-
Patent number: 6514860Abstract: A method of manufacturing a semiconductor device includes forming a second barrier layer over a first level, forming a first dielectric layer over the second barrier layer, forming a second dielectric layer over the first dielectric layer, etching the first and second dielectric layers to form an opening through the first dielectric layer and the second dielectric layer, depositing an organic fill material in the opening and removing a portion of the organic fill material before etching the second dielectric layer to form a trench. The organic fill material can then be completely removed and the second barrier layer is etched to expose the first level. The trench and a via are then filled with a conductive material to form a feature.Type: GrantFiled: June 28, 2001Date of Patent: February 4, 2003Assignee: Advanced Micro Devices, Inc.Inventors: Lynne A. Okada, Fei Wang, James K. Kai
-
Patent number: 6476438Abstract: A nonvolatile semiconductor memory device includes a semiconductor substrate having a main surface, a floating gate electrode having a doped polycrystalline silicon film formed on the main surface with a thermal oxide film therebetween, and a doped polycrystalline silicon film laid over the doped polycrystalline silicon film and having an upward wall, an insulating film covering the doped polycrystalline silicon film, and a control gate electrode formed on the insulating film.Type: GrantFiled: July 13, 2001Date of Patent: November 5, 2002Assignee: Mitsubishi Denki Kabushiki KaishaInventor: Shu Shimizu
-
Patent number: 6458687Abstract: Conductive structures and methods for preparing conductive structures are provided. Conductive structures according to the present invention can be prepared by controllably deforming and shaping a metal layer by using a hydrogen gas source and thermally treating the hydrogen gas source.Type: GrantFiled: August 14, 2000Date of Patent: October 1, 2002Assignee: Micron Technology, Inc.Inventor: Jerome Eldridge
-
Patent number: 6458685Abstract: A bulk semiconductor substrate is provided which has an active area received between at least two undoped silicon dioxide comprising substrate isolation regions. The substrate includes at least two transistor gate constructions received at least partially over the active area. The gate constructions include gates having their sides and tops covered with insulating material comprising at least one of undoped silicon dioxide and silicon nitride. A doped silicon dioxide layer is formed over the active area, the isolation regions and the gate constructions. A patterned masking layer is formed over the doped silicon dioxide layer. The patterned masking layer has a mask opening formed therein which overlaps at least one of the gate constructions and the active area. The substrate is placed within a high density plasma etcher. The etcher has a directly coolable top power electrode, a biasable electrostatic chuck, a focus ring, and directly heatable chamber sidewalls.Type: GrantFiled: May 17, 2001Date of Patent: October 1, 2002Assignee: Micron Technology, Inc.Inventors: Kei-Yu Ko, Dave Pecora
-
Method of forming plugs and local interconnect for embedded memory/system-on-chip (SOC) applications
Publication number: 20020132467Abstract: A process for fabricating system-on-chip devices which contain embedded DRAM along with other components such as SRAM or logic circuits is disclosed. Local interconnects, via salicides and tungsten are formed subsequent to polysilicon plugs required for the operation of the DRAM and SRAM or logic. Also disclosed are systems-on-chips MIM/MIS capacitive devices produced by the inventive process.Type: ApplicationFiled: January 14, 2002Publication date: September 19, 2002Inventors: Mark Fischer, Jigish D. Trivedi, Charles H. Dennison, Todd R. Abbott, Raymond A. Turi -
Patent number: 6440828Abstract: A miniature contact is incorporated in a semiconductor device for transferring an electric signal between a conductive wiring and an impurity region, and a titanium silicide and a single crystal silicon region doped with an impurity forms an ohmic contact; in order to form the ohmic contact, a surface portion of the single crystal silicon region is made amorphous by using an ion-bombardment, thereafter, titanium is deposited on the amorphous silicon to have the thickness ranging between 3 nanometers and 10 nanometers, and the titanium layer is converted to a titanium silicide layer through an annealing at 400 degrees to 500 degrees in centigrade, thereby forming the low-resistive ohmic contact without changing the impurity profile of the single crystal silicon region.Type: GrantFiled: May 30, 1997Date of Patent: August 27, 2002Assignee: NEC CorporationInventors: Shunichiro Sato, Toshiki Shinmura, Yoshiaki Yamada, Tetsuya Taguwa, Koji Urabe
-
Publication number: 20020113267Abstract: A method and structure for conductively coupling electrical structures to a semiconductor device located under a silicon on insulator (SOI) layer. The SOI layer is formed on a bulk semiconductor substrate. A trench structure through the SOI layer is formed, wherein an end of the trench structure interfaces with the bulk semiconductor substrate. A semiconductor device is formed in the bulk semiconductor substrate, wherein the semiconductor device includes P+ and N+ diffusions. Conductive plugs are formed through the trench structure such that the conductive plugs are self-aligned with, and in conductive contact with, the diffusions. The semiconductor device in the bulk semiconductor substrate may include an electrostatic discharge device (ESD). The bulk semiconductor substrate, which has a high thermal conductivity, serves as an effective medium for dissipating heat generated by the ESD.Type: ApplicationFiled: February 16, 2001Publication date: August 22, 2002Applicant: International Business Machines CorporationInventors: Jeffrey S. Brown, Robert J. Gauthier, Jed H. Rankin, William R. Tonti
-
Patent number: 6429114Abstract: A method of fabricating a multi-layer ceramic substrate for forming a first conductive pattern on a ceramic substrate. An intaglio plate is manufactured which has first and second grooves. The grooves are filled with an electroconductive paste. Conductivity of paths in the grooves is increased by deaerating and drying the paste. The intaglio plate is glued to and then separated from a ceramic substrate so that the pattern of the pattern of the electroconductive paste is transferred to the substrate. An insulation layer and a further conductive pattern are then applied.Type: GrantFiled: October 14, 1998Date of Patent: August 6, 2002Assignee: Matsushita Electric Industrial Co., Ltd.Inventors: Masaaki Hayama, Noboru Mouri, Hayami Matsunaga
-
Publication number: 20020094675Abstract: Methods of forming contacts, methods of contacting lines, methods of operating integrated circuitry, and related integrated circuitry constructions are described. In one embodiment, a plurality of conductive lines are formed over a substrate and diffusion regions are formed within the substrate elevationally below the lines. The individual diffusion regions are disposed proximate individual conductive line portions and collectively define therewith individual contact pads with which electrical connection is desired. Insulative material is formed over al the conductive line portions and diffusion regions, with contact openings being formed therethrough to expose portions of the individual contact pads. Conductive contacts are formed within the contact openings and in electrical connection with the individual contact pads. In a preferred embodiment, the substrate and diffusion regions provide a pn junction which is configured for biasing into a reverse-biased diode configuration.Type: ApplicationFiled: March 12, 2002Publication date: July 18, 2002Inventors: Robert Kerr, Brian Shirley, Luan C. Tran, Tyler A. Lowrey
-
Publication number: 20020081832Abstract: A decoupling capacitor is provided for a semiconductor device and may include a first low dielectric insulator layer and a low resistance conductor formed into at least two interdigitized patterns on the surface of the first low dielectric insulator in a single interconnect plane. A high dielectric constant material may be provided between the two patterns. A circuit for testing a plurality of these capacitors is also provided which includes a charge monitoring circuit, a coupling circuit and a control circuit.Type: ApplicationFiled: June 11, 1999Publication date: June 27, 2002Inventors: KERRY BERNSTEIN, JOHN A. BRACCHITTA, WILLIAM J. COTE, TAK H. NING, WILBUR D. PRICER
-
Publication number: 20020068430Abstract: In one aspect, the invention includes a method of forming a void region associated with a substrate, comprising: a) providing a substrate; b) forming a sacrificial mass over the substrate; c) subjecting the mass to hydrogen to convert a component of the mass to a volatile form; and d) volatilizing the volatile form of the component from the mass to leave a void region associated with the substrate.Type: ApplicationFiled: January 11, 2002Publication date: June 6, 2002Inventor: Jerome Michael Eldridge
-
Patent number: 6391774Abstract: A fabrication process of a semiconductor device can bury Cu within a wiring groove and a grain is large. A fabrication process of a semiconductor device, in which wiring is formed on the semiconductor substrate, includes a first step of depositing a first conductive film on the substrate via an insulation film, a second step, subsequent to the first step, of depositing a second conductive film having film thickness thicker than the film thickness of the first conductive film, on the first conductive film, a third step following the second step, of performing heat treatment at least for the first and second conductive films, and a fourth step following the third step, of forming wiring by shaping the conductive films after the heat treatment.Type: GrantFiled: April 20, 2000Date of Patent: May 21, 2002Assignee: NEC CorporationInventor: Toshiyuki Takewaki
-
Patent number: 6380063Abstract: A semiconductor device having borderless contacts thereby providing a device having a reduced overall size. In particular, the device includes a plurality of shallow trench isolations and a plurality of dielectric isolations thereon to separate the adjoining device components and prevent shorts. Sidewall spacers surrounding and extend slightly above the device gates and dielectric isolations to further prevent shorts. A layer of conductive material atop each gate and diffusion region provides for coplanar contact surfaces. A layer of silicide beneath select regions of the conductive layer enhance electrical conductivity within the device. An internal wireless interconnection to electrically connect diffusion regions of different logic devices within the structure is also provided.Type: GrantFiled: March 1, 2000Date of Patent: April 30, 2002Assignee: International Business Machines CorporationInventors: Juan A. Chediak, Thomas G. Ference, Kurt R. Kimmel, Alain Loiseau, Randy W. Mann, Jed H. Rankin
-
Method of forming plugs and local interconnect for embedded memory/system-on-chip (SOC) applications
Patent number: 6376358Abstract: A process for fabricating system-on-chip devices which contain embedded DRAM along with other components such as SRAM or logic circuits is disclosed. Local interconnects, via salicides and tungsten are formed subsequent to polysilicon plugs required for the operation of the DRAM and SRAM or logic. Also disclosed are systems-on-chips MIM/MIS capacitive devices produced by the inventive process.Type: GrantFiled: March 15, 2001Date of Patent: April 23, 2002Assignee: Micron Technology, Inc.Inventors: Mark Fischer, Jigish D. Trivedi, Charles H. Dennison, Todd R. Abbott, Raymond A. Turi -
Publication number: 20020042195Abstract: The present invention provides an electrostatic discharge-protection device located between a pad and a specific voltage point. The electrostatic discharge-protection device has a P-type substrate. Then a first N-type well, a first P-type doped region, and a first N-type doped region, are formed on the P-type substrate, wherein the first P-type doped region and the first N-type doped region are coupled to the specific voltage point, respectively. A second P-type doped region and a second N-type doped region are formed on the first N-type well and are coupled to the pad, respectively. Moreover, a third N-type doped region and a fourth N-type doped region are formed on the P-type substrate. The third N-type doped region is coupled to the pad, and a second N-type well is formed between the third N-type doped region and the fourth N-type doped region.Type: ApplicationFiled: February 13, 2001Publication date: April 11, 2002Applicant: WINBOND ELECTRONICS CORP.Inventor: Jiunn-Way Miaw
-
Patent number: 6346470Abstract: A method for making a semiconductor chip includes disposing copper interconnects adjacent via channels and then doping only the portions of the interconnects that lie directly beneath the via channels. Then, the via channels are filled with electrically conductive material. The impurities with which the interconnects are locally doped reduce unwanted electromigration of copper atoms at the interconnect-via interfaces, while not unduly increasing line resistance in the interconnects.Type: GrantFiled: April 19, 1999Date of Patent: February 12, 2002Assignee: Advanced Micro Devices, Inc.Inventors: Takeshi Nogami, Sergey Lopatin
-
Patent number: 6335272Abstract: A buried butted contact and method for its fabrication are provided which includes a substrate having dopants of a first conductivity type and having shallow trench isolation. Dopants of a second conductivity type are located in the bottom of an opening in said substrate. Ohmic contact is provided between the dopants in the substrate and the low diffusivity dopants that is located on a side wall of the opening. The contact is a metal silicide, metal and/or metal alloy.Type: GrantFiled: August 14, 2000Date of Patent: January 1, 2002Assignee: International Business Machines CorporationInventors: Archibald Allen, Jerome B. Lasky, Randy W. Mann, Jed H. Rankin, Francis R. White
-
Patent number: 6329232Abstract: There is disclosed a method of manufacturing a semiconductor device capable of preventing two electrodes from being short.Type: GrantFiled: June 30, 2000Date of Patent: December 11, 2001Assignee: Hyundai Electronics Co., Ltd.Inventors: Kuk Seung Yang, Sang Tae Chung
-
Patent number: 6329283Abstract: A method of fabricating a self-align-contact is provided. A first gate and a second gate are formed on a semiconductor substrate. A spacer is formed on the sidewalls of the first gate and the second gate, and a source/drain region is formed between the first gate and the second gate. A dielectric layer is formed on the first gate, the second gate, the source/drain region, the spacer, and the semiconductor substrate. A self-align-contact opening is formed in the dielectric layer to expose the source/drain region. A metal silicide layer is formed on the source/drain region. A first conductive layer, such as doped polysilicon, is formed on the metal silicide layer and in the self-align-contact opening. A second conductive layer is formed on the first conductive layer, and the first conductive layer and the second conductive layer are patterned.Type: GrantFiled: March 9, 2000Date of Patent: December 11, 2001Assignee: United Microelectronics Corp.Inventor: Chien-Li Kuo