Silicon Patents (Class 438/719)
-
Patent number: 12165877Abstract: An apparatus and method for etching a material layer with a cyclic etching and deposition process. The method for etching a material layer on a substrate includes: (a) etching at least a portion of a material layer (302) on a substrate (101) in an etch chamber (100) to form an open feature (360) having a bottom surface (312) and sidewalls in the material layer (302); (b) forming a protection layer (314) on the sidewalls and the bottom surface (312) of the open feature (360) from a protection layer (314) gas mixture comprising at least one carbon-fluorine containing gas; (c) selectively removing the protection layer (314) formed on the bottom surface (312) of the open feature (360) from a bottom surface (312) open gas mixture comprising the carbon-fluorine containing gas; and (d) continuingly etching the material layer (302) from the bottom surface (312) of the open feature (360) until a desired depth of the open feature (360) is reached.Type: GrantFiled: December 23, 2019Date of Patent: December 10, 2024Assignee: Applied Materials, Inc.Inventors: Zhigang Wang, Jiao Yang, Heng Wang, Alfredo Granados, Jon C. Farr, Ruizhe Ren
-
Patent number: 12157666Abstract: A nanowire electrode array has a plurality of vertical nanowires extending from a substrate, each of the nanowires including a core of unitary first dielectric material that also covers the substrate and is unitary with the substrate. Each core has a sharp sub-100 nm diameter tip and a wider base, electrode leads on sidewalls to the tip of the nanowire, and second dielectric covering the electrode leads. The tips in the array can penetrate individual cells in cell culture, such as a mini-brain culture. The substrate can include a window for simultaneous optical imaging and electrophysiological recording.Type: GrantFiled: May 8, 2019Date of Patent: December 3, 2024Assignee: The Regents of the University of CaliforniaInventors: Shadi Dayeh, Ren Liu, Youngbin Tchoe
-
Patent number: 12159852Abstract: A semiconductor device structure includes a silicon layer disposed over a first semiconductor die, and a first mask layer disposed over the silicon layer. The semiconductor device structure also includes a second semiconductor die disposed over the first mask layer, and a through silicon via penetrating through the silicon layer and the first mask layer. A bottom surface of the through silicon via is greater than a top surface of the through silicon via, and the top surface of the through silicon via is greater than a cross-section of the through silicon via between and parallel to the top surface and the bottom surface of the through silicon via.Type: GrantFiled: April 27, 2022Date of Patent: December 3, 2024Assignee: NANYA TECHNOLOGY CORPORATIONInventor: Sheng-Hui Yang
-
Patent number: 12154784Abstract: Semiconductor devices and methods of manufacturing the semiconductor devices are described herein. A method includes forming a first opening through a dielectric layer, the first opening exposing a conductive region. A wet cleaning is used after the forming the first opening, and the first opening is treated after the wet cleaning the first opening, the treating the first opening comprising turning a sidewall treatment precursor and a bottom treatment precursor into a first plasma mixture, the sidewall treatment precursor being different from the bottom treatment precursor. The first opening is filled with a conductive material after the treating the first opening.Type: GrantFiled: April 13, 2022Date of Patent: November 26, 2024Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.Inventors: Chia-Yang Hung, Huan-Just Lin, Sheng-Liang Pan, Yungtzu Chen, Po-Chuan Wang, Guan-Xuan Chen
-
Patent number: 12125748Abstract: The present disclosure provides embodiments of a semiconductor device. In one embodiment, the semiconductor device includes a gate structure, a source/drain feature adjacent the gate structure, a first dielectric layer over the source/drain feature, an etch stop layer over the gate structure and the first dielectric layer, a second dielectric layer over the etch stop layer, a source/drain contact that includes a first portion extending through the first dielectric layer and a second portion extending through the etch stop layer and the second dielectric layer, a metal silicide layer disposed between the second portion and etch stop layer, and a metal nitride layer disposed between the first portion and the first dielectric layer.Type: GrantFiled: July 20, 2022Date of Patent: October 22, 2024Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.Inventors: Chih-Hsuan Lin, Xi-Zong Chen, Chih-Teng Liao
-
Patent number: 12119232Abstract: Systems and methods for etching different features in a substantially equal manner are described. One of the methods includes applying a low frequency bias signal during a low TCP state and applying a high frequency bias signal during a high TCP state. The application of the low frequency bias signal during the low TCP state facilitates generation of hot neutrals, which are used to increase an etch rate of etching dense features compared to an etch rate for etching isolation features. The application of the high frequency bias signal during the high TCP state facilitates generation of ions to increase an etch rate of etching the isolation features compared to an etch rate of etching the dense features. After applying the low frequency bias signal during the low TCP state and the high frequency bias signal during the high TCP state, the isolation and dense features are etched similarly.Type: GrantFiled: June 23, 2022Date of Patent: October 15, 2024Assignee: Lam Research CorporationInventors: Juline Shoeb, Alexander Miller Paterson, Ying Wu
-
Patent number: 12092588Abstract: The present application provides a method for characterizing defects in silicon crystal comprising the following steps: etching a surface of the silicon crystal to remove a predicted thickness of the silicon crystal; conducting a LLS scanning to a surface of the etched silicon crystal to obtain a LLS map of the surface, a LSE size of defects, and defect bulk density; based on at least one of the LLS map of the surface, the LSE size of defects and the defect bulk density, determining a type of defect existing in the silicon crystal and/or a defect zone of each type of defect on the surface. By applying the method, the characterizing period and the characterizing cost can be reduced, plural defects such as vacancy, oxygen precipitate and dislocation can be characterized simultaneously, the characterizing accuracy can be enhanced, and the defect type and the defect zone can be determined with high reliability.Type: GrantFiled: March 2, 2022Date of Patent: September 17, 2024Assignees: Zing Semiconductor Corporation, Shanghai Institute of Microsystem and Information Technology, Chinese Academy of SciencesInventors: Xing Wei, Yun Liu, Zhongying Xue
-
Patent number: 12074033Abstract: In a plasma processing method for plasma etching a silicon film or polysilicon film containing boron, the polysilicon film containing boron is etched by using a mixed gas of a halogen gas, a fluorine-containing gas, and a boron trichloride gas. According to plasma processing method, it is possible to improve the etching rate and reduce etching defects when plasma etching a silicon film or polysilicon film containing boron.Type: GrantFiled: December 23, 2020Date of Patent: August 27, 2024Assignee: HITACHI HIGH-TECH CORPORATIONInventors: Chaomei Liu, Hitoshi Kobayashi, Masahito Mori, Ryota Takahashi
-
Patent number: 12062571Abstract: The present disclosure relates to a fabricating procedure of a radio frequency device, in which a precursor wafer including active layers, SiGe layers, and a silicon handle substrate is firstly provided. Each active layer is formed from doped epitaxial silicon and underneath a corresponding SiGe layer. The silicon handle substrate is over each SiGe layer. Next, the silicon handle substrate is removed completely, and the SiGe layer is removed completely. An etch passivation film is then formed over each active layer. Herein, removing each SiGe layer and forming the etch passivation film over each active layer utilize a same reactive chemistry combination, which reacts differently to the SiGe layer and the active layer. The reactive chemistry combination is capable of producing a variable performance, which is an etching performance of the SiGe layer or a forming performance of the etch passivation film over the active layer.Type: GrantFiled: July 30, 2021Date of Patent: August 13, 2024Assignee: Qorvo US, Inc.Inventors: Krishna Chetry, Ganesan Radhakrishnan
-
Patent number: 12018382Abstract: Coatings applicable to a variety of substrate articles, structures, materials, and equipment are described. In various applications, the substrate includes metal surface susceptible to formation of oxide, nitride, fluoride, or chloride of such metal thereon, wherein the metal surface is configured to be contacted in use with gas, solid, or liquid that is reactive therewith to form a reaction product that deleterious to the substrate article, structure material, or equipment. The metal surface is coated with a protective coating preventing reaction of the coated surface with the reactive gas, and/or otherwise improving the electrical, chemical, thermal, or structural properties of the substrate article or equipment. Various methods of coating the metal surface are described, and for selecting the coating material that is utilized.Type: GrantFiled: September 6, 2018Date of Patent: June 25, 2024Assignee: ENTEGRIS, INC.Inventors: Bryan C. Hendrix, David W. Peters, Weimin Li, Carlo Waldfried, Richard A. Cooke, Nilesh Gunda, I-Kuan Lin
-
Patent number: 12009223Abstract: A method for manufacturing a semiconductor structure includes: a substrate with a groove structure formed therein is provided; a laminated structure is formed on the substrate, which includes a first conductive material layer, a second conductive material layer and an insulating material layer from bottom up, and the first conductive material layer fills the groove structure and covers the surface of the substrate; the insulating material layer, the second conductive material layer and the first conductive material layer are sequentially etched to form a bit line structure, in which a process of etching the first conductive material layer includes a first etching stage and a second etching stage, such that a bottom width of the first pattern structure located in the groove structure is not smaller than that of the first pattern structure located outside the groove structure.Type: GrantFiled: August 18, 2021Date of Patent: June 11, 2024Assignee: CHANGXIN MEMORY TECHNOLOGIES, INC.Inventors: Zhongming Liu, Jia Fang
-
Patent number: 12009218Abstract: Described herein is a method for etching a sample. The method includes performing a plasma etch pulse. The plasma etch pulse is performed by directing a gas flow comprising silicon tetrachloride (SiCl4) and a diluent towards the sample. While directing the gas flow, a bias power is applied to achieve a bias state for a first time period. Then, a source power is applied to achieve a source state for a second time period, and then no bias power and no source power is applied to achieve a recovery state for a third time period. The plasma etch pulse is repeated until a target amount of the sample is etched.Type: GrantFiled: May 6, 2022Date of Patent: June 11, 2024Assignee: Applied Materials, Inc.Inventors: Yifeng Zhou, Qian Fu
-
Patent number: 11996318Abstract: The present disclosure relates to a fabricating procedure of a radio frequency device, in which a precursor wafer including active layers, SiGe layers, and a silicon handle substrate is firstly provided. Each active layer is formed from doped epitaxial silicon and underneath a corresponding SiGe layer. The silicon handle substrate is over each SiGe layer. Next, the silicon handle substrate is removed completely, and the SiGe layer is removed completely. An etch passivation film is then formed over each active layer. Herein, removing each SiGe layer and forming the etch passivation film over each active layer utilize a same reactive chemistry combination, which reacts differently to the SiGe layer and the active layer. The reactive chemistry combination is capable of producing a variable performance, which is an etching performance of the SiGe layer or a forming performance of the etch passivation film over the active layer.Type: GrantFiled: July 30, 2021Date of Patent: May 28, 2024Assignee: Qorvo US, Inc.Inventors: Krishna Chetry, Ganesan Radhakrishnan
-
Patent number: 11980021Abstract: Disclosed are 3-D DRAM devices and methods of forming 3-D DRAM devices. One method may include forming a stack of DRAM device layers, forming a MOS substrate directly atop the stack of alternating DRAM device layers, and forming a trench through the MOS substrate and the stack of DRAM device layers. The method may further include depositing a protection layer over the MOS substrate, wherein the protection layer is deposited at a non-zero angle of inclination relative to a vertical extending from a top surface of the MOS substrate.Type: GrantFiled: June 1, 2022Date of Patent: May 7, 2024Assignee: Applied Materials, Inc.Inventors: Sony Varghese, Fred Fishburn
-
Patent number: 11961741Abstract: A method for fabricating a layer structure having a target topology profile in a step which has a side face and a lateral face, includes processes of: (a) depositing a dielectric layer on a preselected area of the substrate under first deposition conditions, wherein the dielectric layer has a portion whose resistance to fluorine and/or chlorine radicals under first dry-etching conditions is tuned; and (b) exposing the dielectric layer obtained in process (a) to the fluorine and/or chlorine radicals under the first dry-etching conditions, thereby removing at least a part of the portion of the dielectric layer, thereby forming a layer structure having the target topology profile on the substrate.Type: GrantFiled: March 4, 2021Date of Patent: April 16, 2024Assignee: ASM IP Holding B.V.Inventors: Eiichiro Shiba, Yoshinori Ota, René Henricus Jozef Vervuurt, Nobuyoshi Kobayashi, Akiko Kobayashi
-
Patent number: 11952263Abstract: A micromechanical sensor device and manufacturing method. The micromechanical sensor device is provided with a cap substrate, which has a first front side and a first back side, and which has a through-opening as a media entry region; and with a sensor substrate, which has a second front side and a second back side, and which has, on the second front side, a sensor region that is embedded in an island-like region suspended on the remaining sensor substrate. The island-like region is mechanically decoupled from the remaining sensor substrate by a lateral stress-relief trench and by a cavity situated in the sensor substrate, underneath the island-like region. The first back side is bonded to the second front side so that the through opening is situated above the sensor region. The sensor region is covered by a gel, which fills the through-opening and the stress-relief trench at least partially.Type: GrantFiled: February 5, 2020Date of Patent: April 9, 2024Assignee: ROBERT BOSCH GMBHInventors: Mike Schwarz, Pascal Gieschke, Valentina Kramer-Sinzinger
-
Patent number: 11929401Abstract: Embodiments provide a way of treating source/drain recesses with a high heat treatment and an optional hydrogen plasma treatment. The high heat treatment smooths the surfaces inside the recesses and remove oxides and etching byproducts. The hydrogen plasma treatment enlarges the recesses vertically and horizontally and inhibits further oxidation of the surfaces in the recesses.Type: GrantFiled: January 3, 2022Date of Patent: March 12, 2024Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Chien-Wei Lee, Hsueh-Chang Sung, Yen-Ru Lee
-
Patent number: 11908700Abstract: In some embodiments of the present disclosure, a method of manufacturing a semiconductor structure includes the following operations. A substrate including a first atom and a second atom is provided. An etchant is dispatched from an ionizer. A compound is formed over the substrate by bonding the first atom with the etchant. A particle is released from an implanter. The compound is removed by bombarding the compound with the particle having an energy smaller than a bonding energy between the first atom and the second atom, wherein the particle is different from the etchant.Type: GrantFiled: July 29, 2022Date of Patent: February 20, 2024Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY LTD.Inventors: Nai-Han Cheng, Chi-Ming Yang
-
Patent number: 11894445Abstract: Disclosed is a method for producing a semiconductor device, the method including forming a plurality of semiconductor arrangements one above the other, wherein forming each of the plurality of semiconductor arrangements includes forming a semiconductor layer, forming a plurality of trenches in a first surface of the semiconductor layer, and implanting dopant atoms of at least one of a first type and a second type into at least one of a first sidewall and a second sidewall of each of the plurality of trenches. Forming of at least one of the plurality of semiconductor arrangements further includes forming a protective layer covering mesa regions between the plurality of trenches of the respective semiconductor layer, and covering a bottom, the first sidewall and the second sidewall of each of the plurality of trenches that are formed in the respective semiconductor layer.Type: GrantFiled: August 4, 2021Date of Patent: February 6, 2024Assignee: Infineon Technologies Austria AGInventors: Daniel Tutuc, Matthias Kuenle, Ingo Muri, Hans Weber
-
Patent number: 11871564Abstract: A semiconductor structure manufacturing method includes: providing a substrate; forming an initial trench in the substrate; forming a sacrificial layer, the sacrificial layer including a first portion and a second portion, the first portion filling the initial trench and the second portion covering an upper surface of the substrate and an upper surface of the first portion; forming a division groove in the second portion, to pattern the second portion into a sacrificial pattern, the sacrificial pattern being arranged corresponding to the first portion; forming a filling layer in the division groove, the filling layer filling the division groove; removing the sacrificial pattern and the first portion, to form a word line trench; and forming a buried gate word line in the word line trench.Type: GrantFiled: September 22, 2021Date of Patent: January 9, 2024Assignee: CHANGXIN MEMORY TECHNOLOGIES, INC.Inventor: Yexiao Yu
-
Patent number: 11854865Abstract: The present disclosure relates to a fabricating procedure of a radio frequency device, in which a precursor wafer including active layers, SiGe layers, and a silicon handle substrate is firstly provided. Each active layer is formed from doped epitaxial silicon and underneath a corresponding SiGe layer. The silicon handle substrate is over each SiGe layer. Next, the silicon handle substrate is removed completely, and the SiGe layer is removed completely. An etch passivation film is then formed over each active layer. Herein, removing each SiGe layer and forming the etch passivation film over each active layer utilize a same reactive chemistry combination, which reacts differently to the SiGe layer and the active layer. The reactive chemistry combination is capable of producing a variable performance, which is an etching performance of the SiGe layer or a forming performance of the etch passivation film over the active layer.Type: GrantFiled: July 30, 2021Date of Patent: December 26, 2023Assignee: Qorvo US, Inc.Inventors: Krishna Chetry, Ganesan Radhakrishnan
-
Patent number: 11854874Abstract: A semiconductor device and method of formation are provided. The semiconductor device comprises a silicide layer over a substrate, a metal plug in an opening defined by a dielectric layer over the substrate, a first metal layer between the metal plug and the dielectric layer and between the metal plug and the silicide layer, a second metal layer over the first metal layer, and an amorphous layer between the first metal layer and the second metal layer.Type: GrantFiled: November 2, 2020Date of Patent: December 26, 2023Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Yu-Hung Lin, Sheng-Hsuan Lin, Chih-Wei Chang, You-Hua Chou
-
Patent number: 11854767Abstract: A measuring method includes placing a substrate on an electrostatic chuck disposed inside a chamber, attracting the substrate onto the electrostatic chuck, generating plasma inside the chamber, detecting an amount of light reflected at the substrate by light emission of the plasma, and calculating a natural frequency of the substrate based on the amount of light.Type: GrantFiled: April 1, 2021Date of Patent: December 26, 2023Assignee: TOKYO ELECTRON LIMITEDInventor: Masanori Sato
-
Patent number: 11769671Abstract: Exemplary etching methods may include flowing a fluorine-containing precursor and a hydrogen-containing precursor into a remote plasma region of a semiconductor processing chamber. The hydrogen-containing precursor may be flowed at a flow rate of at least 2:1 relative to the flow rate of the fluorine-containing precursor. The methods may include forming a plasma of the fluorine-containing precursor and the hydrogen-containing precursor to produce plasma effluents. The methods may include flowing the plasma effluents into a substrate processing region housing a substrate. The substrate may include an exposed region of a tantalum or titanium material and an exposed region of a silicon-containing material or a metal. The methods may include contacting the substrate with the plasma effluents. The methods may include removing the tantalum or titanium material selectively to the silicon-containing material or the metal.Type: GrantFiled: September 11, 2020Date of Patent: September 26, 2023Assignee: Applied Materials, Inc.Inventors: Zhenjiang Cui, Anchuan Wang
-
Patent number: 11742185Abstract: Exemplary semiconductor processing systems may include an output manifold that defines at least one plasma outlet. The systems may include a gasbox disposed beneath the output manifold. The gasbox may include an inlet side facing the output manifold and an outlet side opposite the inlet side. The gasbox may include an inner wall that defines a central fluid lumen. The inner wall may taper outward from the inlet side to the outlet side. The systems may include an annular spacer disposed below the gasbox. An inner diameter of the annular spacer may be greater than a largest inner diameter of the central fluid lumen. The systems may include a faceplate disposed beneath the annular spacer. The faceplate may define a plurality of apertures extending through a thickness of the faceplate.Type: GrantFiled: March 26, 2021Date of Patent: August 29, 2023Assignee: Applied Materials, Inc.Inventors: Saket Rathi, Tuan A. Nguyen, Amit Bansal, Yuxing Zhang, Badri N. Ramamurthi, Nitin Pathak, Abdul Aziz Khaja, Sarah Michelle Bobek
-
Patent number: 11715626Abstract: A roll-to-roll surface cleaning treatment system may include an upper housing containing a first plasma generating device and a first transfer roller that faces a nozzle from which a plasma beam generated by the first plasma generating device is discharged and that winds and transfers a flexible substrate, the upper housing comprising a gas inlet, an entrance through which the flexible substrate is introduced, and an outlet through which the flexible substrate is discharged, and a lower housing connected to the entrance of the upper housing and containing a second plasma generating device and a second transfer roller that faces a nozzle from which a plasma beam generated by the second plasma generating device is discharged and that winds and transfers the flexible substrate, the lower housing comprising a gas outlet, and an inlet through which the flexible substrate is introduced.Type: GrantFiled: January 15, 2021Date of Patent: August 1, 2023Inventor: Chang Hoon Lee
-
Patent number: 11699594Abstract: A method for preparing precise pattern of integrated circuits, which comprises the following steps: (S1) preparing a large pitch trench or circular through-hole structure with a hard mask in a first dielectric layer by lithography and etching; (S2) forming micro trench on the hard mask of the second dielectric layer at the bottom side wall of the trench or circular through-hole structure by plasma etching process; (S3) removing the first dielectric layer; (S4) opening the hard mask of the second dielectric layer at the micro trench formed on the hard mask of the second dielectric layer by plasma etching process; (S5) small pitch trench or circular through holes are prepared in the second dielectric layer.Type: GrantFiled: December 10, 2019Date of Patent: July 11, 2023Assignee: Etownip Microelectronics (Beijing) Co., LTD.Inventor: Hanming Wu
-
Patent number: 11688609Abstract: An etching method prepares a substrate having laminated films including a first film and a second film that are alternately laminated, and a mask on the laminated films, and etches the laminated films by plasma of a process gas including a carbon and fluorine-containing gas. The carbon and fluorine-containing gas includes an unsaturated bond of C, and a CF3 group.Type: GrantFiled: May 21, 2021Date of Patent: June 27, 2023Assignee: Tokyo Electron LimitedInventor: Yuya Minoura
-
Patent number: 11648557Abstract: Techniques relate to forming a sorting device. A mesh is formed on top of a substrate. Metal assisted chemical etching is performed to remove substrate material of the substrate at locations of the mesh. Pillars are formed in the substrate by removal of the substrate material. The mesh is removed to leave the pillars in a nanopillar array. The pillars in the nanopillar array are designed with a spacing to sort particles of different sizes such that the particles at or above a predetermined dimension are sorted in a first direction and the particles below the predetermined dimension are sorted in a second direction.Type: GrantFiled: September 25, 2019Date of Patent: May 16, 2023Assignee: International Business Machines CorporationInventors: Huan Hu, Joshua T. Smith, Gustavo A. Stolovitzky, Benjamin H. Wunsch
-
Patent number: 11610766Abstract: A target object processing method is provided for processing a target object using a plasma processing apparatus including a processing chamber, a mounting table which is disposed in the processing chamber and on which the target object is mounted, an outer peripheral member disposed around the mounting table, and a first voltage application device configured to apply a voltage to the outer peripheral member. The method comprises preparing the target object having an etching target film and a patterned mask formed on the etching target film, and processing the mask. The step of processing the mask includes supplying a first processing gas containing a first rare gas to the processing chamber, and a first plasma processing for processing the mask positioned at an outer peripheral portion of the target object using plasma of the first processing gas while applying a DC voltage to the outer peripheral member.Type: GrantFiled: November 5, 2019Date of Patent: March 21, 2023Assignee: TOKYO ELECTRON LIMITEDInventors: Seiji Yokoyama, Taichi Okano, Sho Oikawa, Shunichi Kawasaki, Toshifumi Nagaiwa
-
Patent number: 11562892Abstract: A dielectric member that is attached to a lower surface of a stage is provided. The stage includes a base provided with a base channel through which a heat exchange medium passes. The dielectric member includes at least one first component including a passage that is connected to the base channel, and a second component surrounding the first component.Type: GrantFiled: September 8, 2020Date of Patent: January 24, 2023Assignee: Tokyo Electron LimitedInventor: Takashi Taira
-
Patent number: 11553264Abstract: A surround for protecting an acoustic device for sending and/or receiving acoustic signals positioned therein from impact as the surround is rolled along an interior surface of a fluid-containing pipeline, the surround comprising: a shell comprising an exterior segment configured to roll along the interior surface, the exterior segment defining at least one acoustic aperture configured to allow the passage of acoustic signals therethrough; and a lattice configured between the exterior segment and the acoustic device, the lattice comprising a plurality of unit cells, each unit cell defining an opening, wherein the plurality of unit cells are interconnected and define a plurality of openings, wherein the plurality of openings allow fluid to move between the interior of the surround and the exterior of the surround and enable the passage of the acoustic signals transmitted and/or received by the acoustic device such that the surround reduces the diminution of the quality and/or strength of the acoustic signals.Type: GrantFiled: June 22, 2021Date of Patent: January 10, 2023Assignee: PURE TECHNOLOGIES LTDInventors: Kyle Hentschel, Peter O. Paulson
-
Patent number: 11531053Abstract: Provided is a semiconductor device that can detect the cracking progress with high precision. A semiconductor device is formed using a semiconductor substrate, and includes an active region in which a semiconductor element is formed, and an edge termination region outside the active region. A crack detection structure is termed in the edge termination region of the semiconductor substrate. The crack detection structure includes: a trench formed in the semiconductor substrate and extending in a circumferential direction of the edge termination region; an inner-wall insulating film formed on an inner wall of the trench; an embedded electrode formed on the inner-wall insulating film and embedded into the trench; and a monitor electrode formed on the semiconductor substrate and connected to the embedded electrode.Type: GrantFiled: November 10, 2020Date of Patent: December 20, 2022Assignee: Mitsubishi Electric CorporationInventors: Kazutoyo Takano, Hiroyuki Nakamura
-
Patent number: 11515166Abstract: A method for etching silicon at cryogenic temperatures is provided. The method includes forming an inert layer from condensation of a noble gas at cryogenic temperatures on exposed surfaces such as the sidewalls of a feature to passivate the sidewalls prior to the etching process. The method further includes flowing a fluorine-containing precursor gas into the chamber to form a fluorine-containing layer on the inert layer. The method further includes exposing the fluorine-containing layer and the inert layer to an energy source to form a passivation layer on the exposed portions of the substrate and exposing the substrate to ions to etch the substrate.Type: GrantFiled: July 9, 2021Date of Patent: November 29, 2022Assignee: APPLIED MATERIALS, INC.Inventors: Alvaro Garcia De Gorordo, Zhonghua Yao, Sunil Srinivasan, Sang Wook Park
-
Patent number: 11482455Abstract: A cutting method includes: forming a reformed region in a workpiece; and after forming the reformed region in the workpiece, cutting the workpiece along an intended cut line. In the cutting the workpiece, a dry etching process is performed from a front surface toward a rear surface of the workpiece while the workpiece is fixed on a support member at least under its own weight or by suction, to form a groove from the front surface to reach the rear surface of the workpiece.Type: GrantFiled: July 18, 2018Date of Patent: October 25, 2022Assignees: IWATANI CORPORATION, HAMAMATSU PHOTONICS K.K.Inventors: Toshiki Manabe, Takehiko Senoo, Koichi Izumi, Tadashi Shojo, Takafumi Ogiwara, Takeshi Sakamoto
-
Patent number: 11456180Abstract: An etching method of an exemplary embodiment involves providing a substrate in a chamber of a plasma treatment system. The substrate includes a silicon-containing film. The method further involves etching the silicon-containing film by a chemical species in plasma generated from a process gas in the chamber. The process gas contains a halogen gas component and phosphorous gas component.Type: GrantFiled: July 16, 2020Date of Patent: September 27, 2022Assignee: TOKYO ELECTRON LIMITEDInventors: Takahiro Yokoyama, Maju Tomura, Yoshihide Kihara, Ryutaro Suda, Takatoshi Orui
-
Patent number: 11417530Abstract: An etching method of an exemplary embodiment involves providing a substrate in a chamber of a plasma treatment system. The substrate includes a silicon-containing film. The method further involves etching the silicon-containing film by a chemical species in plasma generated from a process gas in the chamber. The process gas contains a halogen gas component and phosphorous gas component.Type: GrantFiled: July 16, 2020Date of Patent: August 16, 2022Assignee: TOKYO ELECTRON LIMITEDInventors: Takahiro Yokoyama, Maju Tomura, Yoshihide Kihara, Ryutaro Suda, Takatoshi Orui
-
Patent number: 11398387Abstract: Systems and methods for etching different features in a substantially equal manner are described. One of the methods includes applying a low frequency bias signal during a low TCP state and applying a high frequency bias signal during a high TCP state. The application of the low frequency bias signal during the low TCP state facilitates generation of hot neutrals, which are used to increase an etch rate of etching dense features compared to an etch rate for etching isolation features. The application of the high frequency bias signal during the high TCP state facilitates generation of ions to increase an etch rate of etching the isolation features compared to an etch rate of etching the dense features. After applying the low frequency bias signal during the low TCP state and the high frequency bias signal during the high TCP state, the isolation and dense features are etched similarly.Type: GrantFiled: November 22, 2019Date of Patent: July 26, 2022Assignee: Lam Research CorporationInventors: Juline Shoeb, Alexander Miller Paterson, Ying Wu
-
Patent number: 11380691Abstract: Disclosed are 3-D DRAM devices and methods of forming 3-D DRAM devices. One method may include forming a stack of DRAM device layers, forming a MOS substrate directly atop the stack of alternating DRAM device layers, and forming a trench through the MOS substrate and the stack of DRAM device layers. The method may further include depositing a protection layer over the MOS substrate, wherein the protection layer is deposited at a non-zero angle of inclination relative to a vertical extending from a top surface of the MOS substrate.Type: GrantFiled: April 14, 2021Date of Patent: July 5, 2022Assignee: Applied Materials, Inc.Inventors: Sony Varghese, Fred Fishburn
-
Patent number: 11342336Abstract: A method used in forming integrated circuitry comprises forming horizontally-spaced conductive vias above a substrate. Conducting material is formed directly above and directly against the conductive vias. The conducting material is patterned to form individual conductive lines that are individually directly above a plurality of the conductive vias that are spaced longitudinally-along the respective individual conductive line. The patterning forms the individual conductive lines to have longitudinally-alternating wider and narrower regions. The wider regions are directly above and directly against a top surface of individual of the conductive vias and are wider in a horizontal cross-section that is at the top surface than are the narrower regions in the horizontal cross-section. The narrower regions are longitudinally-between the wider regions. Other embodiments, including structure independent of method, are disclosed.Type: GrantFiled: February 3, 2021Date of Patent: May 24, 2022Assignee: Micron Technology, Inc.Inventor: Russell A. Benson
-
Patent number: 11315794Abstract: An apparatus and methods for selectively etching a particular layer are disclosed. The apparatus and methods are directed towards maintaining the etch rate of the particular layer, while keeping intact a non-etched layer. The etching process may be accomplished by co-flowing a hydrogen precursor gas and a fluorine precursor gas into a remote plasma unit. A resulting gas mixture may then be flowed onto the substrate having a silicon oxide layer as an etch layer and a silicon nitride layer as a non-etched layer, for example. A reaction between the resulting gas mixture and the particular layer takes place, resulting in etching of the silicon oxide layer while maintaining the silicon nitride layer in the above example.Type: GrantFiled: October 14, 2020Date of Patent: April 26, 2022Assignee: ASM IP Holding B.V.Inventors: Fei Wang, Aditya Walimbe
-
Patent number: 11171013Abstract: Provided is a method of selectively etching a substrate comprising at least one cycle of: depositing a chemical precursor on a surface of the substrate to form a chemical precursor layer on the substrate, the substrate comprising a first portion and a second portion, wherein the first and the second portion are of a different composition; selectively removing the chemical precursor layer and at least a part of the first portion of the substrate; and repeating the cycle until the first portion of the substrate is substantially or completely removed, wherein deposition of the chemical precursor and selective removal of the chemical precursor layer and at least a part of the first portion of the substrate are performed under a plasma environment.Type: GrantFiled: April 22, 2019Date of Patent: November 9, 2021Assignee: University of Maryland, College ParkInventors: Gottlieb S. Oehrlein, Kang-Yi Lin, Chen Li
-
Patent number: 10984990Abstract: A plasma processing apparatus is provided including a radio frequency power source; a direct current power source; a chamber enclosing a process volume; and a substrate support assembly disposed in the process volume. The substrate support assembly includes a substrate support having a substrate supporting surface; an electrode disposed in the substrate support; and an interconnect assembly coupling the radio frequency power source and the direct current power source with the electrode.Type: GrantFiled: April 17, 2018Date of Patent: April 20, 2021Assignee: Applied Materials, Inc.Inventors: Ramesh Bokka, Jason M. Schaller, Jay D. Pinson, II, Luke Bonecutter
-
Patent number: 10815570Abstract: A plasma ion source includes a plasma chamber body having at least one inlet for introducing a feed gas to an interior of the plasma chamber body. The plasma chamber body is electrically isolated from a vacuum chamber attached to the plasma chamber body. An inductive antenna in an interior of the plasma chamber body is configured to supply a source of electromagnetic energy as a function of an RF voltage supplied thereto. The plasma ion source includes an extraction grid disposed at an end of the plasma chamber body. A voltage difference between the extraction grid and plasma chamber body accelerates charged species in a plasma discharge to generate an output quasi-neutral plasma ion beam. A bias voltage applied to the plasma chamber body includes a portion of the RF voltage supplied to the antenna combined with a pulsed DC voltage.Type: GrantFiled: November 8, 2018Date of Patent: October 27, 2020Assignee: DENTON VACUUM, L.L.C.Inventor: Craig A. Outten
-
Patent number: 10777425Abstract: A method of processing a substrate is provided. The substrate includes an etching target region and a patterned region. The patterned region is provided on the etching target region. In the method, an organic film is formed on a surface of the substrate. Subsequently, the etching target region is etched by plasma generated from a processing gas. The organic film is formed in a state that the substrate is placed in a processing space within a chamber. When the organic film is formed, a first gas containing a first organic compound is supplied toward the substrate, and then, a second gas containing a second organic compound is supplied toward the substrate. An organic compound constituting the organic film is generated by polymerization of the first organic compound and the second organic compound.Type: GrantFiled: December 21, 2018Date of Patent: September 15, 2020Assignee: TOKYO ELECTRON LIMITEDInventors: Masahiro Tabata, Toru Hisamatsu, Sho Kumakura, Ryuichi Asako, Shinya Ishikawa, Masanobu Honda
-
Patent number: 10438807Abstract: Provided herein are methods and related apparatus to smooth the edges of features patterned using extreme ultraviolet (EUV) lithography. In some embodiments, at least one cycle of depositing passivation layer that preferentially collects in crevices of a feature leaving protuberances exposed, and etching the feature to remove the exposed protuberances, thereby smoothing the feature, is performed. The passivation material may preferentially collect in the crevices due to a higher surface to volume ratio in the crevices than in the protuberances. In some embodiments, local critical dimension uniformity (LCDU), a measure of roughness in contact holes, is reduced. In some embodiments, at least one cycle of depositing a thin layer in a plurality of holes formed in photoresist, the holes having different CDs, wherein the thin layer preferentially deposits in the larger CD holes, and anisotropically removing the thin layer to remove it at the bottoms of the holes, is performed.Type: GrantFiled: March 1, 2018Date of Patent: October 8, 2019Assignee: Lam Research CorporationInventors: Richard Wise, Nader Shamma
-
Patent number: 10431472Abstract: A silicon oxide film or a silicon nitride film is selectively etched by using an etching gas composition including a hydrofluorocarbon that has an unsaturated bond in its molecule and is represented by CxHyFz, wherein x is an integer of from 3 to 5, and relationships y+z?2x and y?z are satisfied. Also, a silicon oxide film is etched with high selectivity relative to a silicon nitride film by controlling the ratio among the hydrofluorocarbon, oxygen, argon, etc., included in the hydrofluorocarbon-containing etching gas composition.Type: GrantFiled: October 22, 2018Date of Patent: October 1, 2019Assignee: KANTO DENKA KOGYO CO., LTD.Inventors: Yoshinao Takahashi, Korehito Kato, Tetsuya Fukasawa, Yoshihiko Iketani
-
Patent number: 10424467Abstract: Methods and systems for RF pulse reflection reduction are provided herein. In some embodiments, a method includes (a) receiving a process recipe for processing the substrate that includes a plurality of pulsed RF power waveforms from a plurality of RF generators during a first duty cycle, (b) dividing the first duty cycle into a plurality of equal time intervals, (c) for each RF generator, determining a frequency command set for all intervals and send the frequency command set to the RF generator, wherein the frequency command set includes a frequency set point for each of the intervals in the plurality of equal time intervals, and (d) providing a plurality of RF power waveforms from a plurality of RF generators to a process chamber during a first duty cycle according to the frequency command set sent to each RF generator.Type: GrantFiled: March 13, 2017Date of Patent: September 24, 2019Assignee: APPLIED MATERIALS, INC.Inventor: Katsumasa Kawasaki
-
Patent number: 10403473Abstract: An ion beam etching device comprises: an ion source configured to generate ions; a grid on a side of the ion source, the grid configured to accelerate the generated ions to generate an ion beam; a process chamber configured to have an etching process using the ion beam performed therein; and a variable magnetic field application part adjacent to the process chamber, the variable magnetic field application part configured to apply a variable magnetic field.Type: GrantFiled: June 30, 2016Date of Patent: September 3, 2019Assignee: Samsung Electronics Co., Ltd.Inventors: Han-Na Cho, Jong-Kyu Kim, Hyuk Kim, Jongchul Park
-
Patent number: 10312121Abstract: A substrate support in a substrate processing system includes an inner portion arranged to support a substrate, an edge ring surrounding the inner portion, and a controller. The controller, to selectively cause the edge ring to engage the substrate and tilt the substrate, controls at least one actuator to at least one of raise and lower the edge ring and raise and lower the inner portion of the substrate support. The controller determines an alignment of a measurement device in the substrate processing system based on a signal reflected from a surface of the substrate when the substrate is tilted.Type: GrantFiled: March 1, 2017Date of Patent: June 4, 2019Assignee: Lam Research CorporationInventors: Marcus Musselman, Andrew D. Bailey, III, Dmitry Opaits