Abstract: An analog multiplier that decreases the circuit current consumption is provided. This multiplier includes a first triple-tail cell of first, second, and third transistors driven by a first tail current, and a second triple-tail cell of fourth, fifth, and sixth transistors driven by a second tail current. First and second constant current sources supplies first and second constant currents to the third and sixth transistors, respectively. The first and second tail currents are controlled by first and second tail current controllers, respectively The first and second tail current controllers controls the first and second tail currents so that the current changes of the third and sixth transistors are canceled, respectively, where the current changes are caused by the second input voltage applied across the input terminals of the third and sixth transistors.