Access Prioritizing Patents (Class 710/244)
-
Patent number: 8478920Abstract: A mechanism for controlling data stream interruptions on a shared bus is provided. A first request is received to transfer data. High priority data components and low priority data components are determined for the first request. The high priority data components are transferred without interruptions. In response to receiving requests when transferring the high priority data components, the received requests are rejected.Type: GrantFiled: June 24, 2010Date of Patent: July 2, 2013Assignee: International Business Machines CorporationInventors: Garrett M. Drapala, Kenneth D. Klapproth, Robert J. Sonnelitter, III, Craig R. Walters
-
Patent number: 8468282Abstract: An arbitration device includes an arbitration section, a counter, and a changing section. While write request signals and read request signals for a transfer path, are inputted from request sources, the arbitration section arbitrates an order that the write and read request signals use the transfer path, and when arbitration is settled, outputs use permission signals to the request sources. The changing section changes a time from outputting of the write request signals until inputting of the write request signals to the arbitration section, and/or a time from outputting of the use permission signals for the write request signals until inputting of the use permission signals to the request sources.Type: GrantFiled: June 8, 2010Date of Patent: June 18, 2013Assignee: Fuji Xerox Co., Ltd.Inventor: Yoshinori Awata
-
Patent number: 8468536Abstract: A method that includes providing LRU selection logic which controllably pass requests for access to computer system resources to a shared resource via a first level and a second level, determining whether a request in a request group is active, presenting the request to LRU selection logic at the first level, when it is determined that the request is active, determining whether the request is a LRU request of the request group at the first level, forwarding the request to the second level when it is determined that the request is the LRU request of the request group, comparing the request to an LRU request from each of the request groups at the second level to determine whether the request is a LRU request of the plurality of request groups, and selecting the LRU request of the plurality of request groups to access the shared resource.Type: GrantFiled: June 24, 2010Date of Patent: June 18, 2013Assignee: International Business Machines CorporationInventors: Deanna Postles Dunn Berger, Ekaterina M. Ambroladze, Michael Fee, Diana Lynn Orf
-
Patent number: 8452907Abstract: A data processing apparatus and method are provided for arbitrating access to a shared resource. The data processing apparatus includes a plurality of requester elements sharing access to the shared resource, and arbitration circuitry which is responsive to requests asserted by one or more of the requester elements for access to the shared resource, to perform a priority determination operation to select one of the asserted requests as a winning request. Each of the asserted requests has a priority level associated therewith, and the apparatus further comprises relative priority ordering circuitry for attributing relative priorities to the plurality of requester elements. The arbitration circuitry is responsive to the asserted requests to perform the priority determination operation in order to select as the winning request the request asserted by the requester element with the highest relative priority whose asserted request has a priority level not exceeded by any other asserted request.Type: GrantFiled: September 25, 2009Date of Patent: May 28, 2013Assignee: ARM LimitedInventors: Peter Andrew Riocreux, Graeme Leslie Ingram
-
Patent number: 8438284Abstract: A buffer manager allocates and logs network buffers for a non-uniform memory access (NUMA) machine is described. In one embodiment, the buffer manager receives information about an allocated network buffer. The buffer manager determines the allocation point of the buffer and logs information about the allocation point and a consumption profile information. This logged information is analyzed to determine a per-process buffer consumption profile. The NUMA machine is configured using the buffer consumption profile.Type: GrantFiled: November 30, 2009Date of Patent: May 7, 2013Assignee: Red Hat, Inc.Inventors: Neil Horman, Andrew Gospodarek
-
Method and system for implementing efficient locking to facilitate parallel processing of IC designs
Patent number: 8438512Abstract: Disclosed is an improved method and system for implementing parallelism for execution of electronic design automation (EDA) tools, such as layout processing tools. Examples of EDA layout processing tools are placement and routing tools. Efficient locking mechanism are described for facilitating parallel processing and to minimize blocking.Type: GrantFiled: August 30, 2011Date of Patent: May 7, 2013Assignee: Cadence Design Systems, Inc.Inventors: David Cross, Eric Nequist -
Publication number: 20130097350Abstract: In one embodiment, a processor includes processing cores, and instruction stores storing instructions at least one instructions having a group number, each instruction store having a unique identifier. The processor also includes a group execution matrix having group execution masks and a store execution matrix having store execution masks. The processor further includes a core selection unit that, for each instruction, selects a store execution mask using the unique identifier as an index. The core selection unit for each instruction, selects at least one group execution mask using the group number as an index, and performs logic operations on the selected group execution mask and the store execution mask to create a core request mask. The processor also includes an arbitration unit that determines instruction priority, assigns an instruction for each available core, and signals the instruction store of the assigned instruction to send the assigned instruction to the available core.Type: ApplicationFiled: October 13, 2011Publication date: April 18, 2013Applicant: Cavium, Inc.Inventors: Najeeb I. Ansari, Michael Carns, Jeffrey Schroeder, Bryan Chin
-
Patent number: 8423694Abstract: A device for generating a priority value of a processor in a multiprocessor apparatus, the device comprising a counter, an interface for receiving signals from an arbiter, wherein the signals indicate decision of the arbiter about granting or denying access to a common resource in said multiprocessor apparatus. The counter is adapted to change its value in response to said signal and the changes of the counter go in opposite directions depending on the type of signal received from the arbiter. The device is also adapted to send the modified value of the counter as a new priority value to the arbiter.Type: GrantFiled: December 8, 2008Date of Patent: April 16, 2013Assignee: Telefonaktiebolaget L M Ericsson (publ)Inventor: Rowan Nigel Naylor
-
Patent number: 8412891Abstract: Memory access arbitration allowing a shared memory to be used both as a memory for a processor and as a buffer for data flows, including an arbiter unit that makes assignment for access requests to the memory sequentially and transfers blocks of data in one round-robin cycle according to bandwidths required for the data transfers, sets priorities for the transfer blocks so that the bandwidths required for the data transfers are met by alternate transfer of the transfer blocks, and executes an access from the processor with an upper limit set for the number of access times from the processor to the memory in one round-robin cycle so that the access from the processor with the highest priority and with a predetermined transfer length exerts less effect on bandwidths for data flow transfers in predetermined intervals between the transfer blocks.Type: GrantFiled: November 1, 2010Date of Patent: April 2, 2013Assignee: International Business Machines CorporationInventors: Masayuki Demura, Hisato Matsuo, Keisuke Tanaka
-
Patent number: 8411734Abstract: Decoding tasks are identified for decoding encoded video. Decoding tasks may include entropy decoding tasks, motion compensation tasks, inverse frequency transform tasks, inverse quantization tasks, intra decoding tasks, loop filtering tasks, or other tasks. Task dependencies are identified for the video decoding tasks. For example, one or more decoding tasks may depend on prior completion of entropy decoding tasks. The decoding tasks are prioritized based at least in part on the task dependencies. For example, a higher priority may be assigned to tasks that must be completed before other tasks that depend on them can begin. Prioritized decoding tasks are selected to be performed by hardware threads. For example, a first hardware thread may perform a first decoding task that does not depend on any uncompleted tasks while a second hardware thread performs a second decoding task that does not depend on any uncompleted tasks.Type: GrantFiled: February 6, 2007Date of Patent: April 2, 2013Assignee: Microsoft CorporationInventors: Weidong Zhao, Yaming He
-
Patent number: 8407710Abstract: Systems and methods for scanning ports for work are provided. One system includes one or more processors, multiple ports, a first tracking mechanism, and a second tracking mechanism for tracking high priority work and low priority work, respectively. The processor(s) is/are configured to perform the below method. One method includes scanning the ports, finding high priority work on a port, and accepting or declining the high priority work. The method further includes changing a designation of the processor to TRUE in the first tracking mechanism if the processor accepts the high priority work such that the processor is allowed to perform the high priority work on the port. Also provided are computer storage mediums including computer code for performing the above method.Type: GrantFiled: October 14, 2010Date of Patent: March 26, 2013Assignee: International Business Machines CorporationInventors: Stephen L. Blinick, Steven E. Klein, Daniel W. Sherman
-
Patent number: 8386682Abstract: Techniques for maintaining an order of transactions in a multi-bus computer architecture. In an embodiment, an arbitrator receives access requests from a plurality of requestors, each access request requesting a respective access to a bus. Based on an arbitration between the access requests—e.g. between those requestors providing the access requests—the arbitrator may generate a grant message which triggers a carrying of a first message on the first bus. In certain embodiments, the grant message further triggers another carrying of the first message on the second bus.Type: GrantFiled: June 30, 2010Date of Patent: February 26, 2013Assignee: Intel CorporationInventors: Kah Meng Yeem, Mikal C. Hunsaker, Darren L. Abramson, Raul N. Gutierrez, Khee Wooi Lee
-
Patent number: 8370493Abstract: Techniques are described for managing distributed execution of programs. In at least some situations, the techniques include decomposing or otherwise separating the execution of a program into multiple distinct execution jobs that may each be executed on a distinct computing node, such as in a parallel manner with each execution job using a distinct subset of input data for the program. In addition, the techniques may include temporarily terminating and later resuming execution of at least some execution jobs, such as by persistently storing an intermediate state of the partial execution of an execution job, and later retrieving and using the stored intermediate state to resume execution of the execution job from the intermediate state. Furthermore, the techniques may be used in conjunction with a distributed program execution service that executes multiple programs on behalf of multiple customers or other users of the service.Type: GrantFiled: December 12, 2008Date of Patent: February 5, 2013Assignee: Amazon Technologies, Inc.Inventors: Peter Sirota, Ian P. Nowland, Richard J. Cole, Richendra Khanna, Luis Felipe Cabrera
-
Patent number: 8370841Abstract: Mechanisms for managing task events during the scheduling period of a task executing on a processor. Only events of specific portions of the scheduling period are logged, wherein a first shared resource access has been granted for the task, this portion of the scheduling period involving gathering all the non-deterministic events which cannot be replayed by simple task re-execution. Other independent non-deterministic event records are still logged as usual when they occur out of the portion of the scheduling period for which a record has been created. This limits the number of logged events during a recording session of an application and limits the frequency of events to transmit from the production machine to the replay machine.Type: GrantFiled: November 21, 2008Date of Patent: February 5, 2013Assignee: International Business Machines CorporationInventors: Dinesh Subhraveti, Philippe Bergheaud, Marc Vertes
-
Patent number: 8370553Abstract: A mechanism is provide for formally verifying random priority-based arbiters. A determination is made as to whether a random priority-based arbiter is blocking one of a set of output ports or a set of input ports. Responsive to the first predetermined time period expiring before the processor determines whether the random priority-based arbiter is blocking, a determination is made as to whether the random priority-based arbiter is blocking one of the set of output ports or the set of input ports within a second predetermined time period using the random seed and at least one of property strengthening or underapproximation. Responsive to the processor determining that the random priority-based arbiter satisfies a non-blocking specification such that not one of the set of output ports or the set of input ports is blocked within the second predetermined time period, the random priority-based arbiter is validated as satisfying the non-blocking specification.Type: GrantFiled: October 18, 2010Date of Patent: February 5, 2013Assignee: International Business Machines CorporationInventors: Gadiel Auerbach, Fady Copty, David J. Levitt, Viresh Paruthi
-
Publication number: 20130024588Abstract: A multicore processor system includes a core configured to detect a change in a state of assignment of a multicore processor; obtain, upon detecting the change in the state of assignment, number of accesses of a common resource shared by the multicore processor by each of process that are assigned to cores of the multicore processor; calculate an access ratio based on the obtained number of accesses; and notify an arbitration circuit of the calculated access ratio, the arbitration circuit arbitrating accesses of the common resource by the multicore processor.Type: ApplicationFiled: September 21, 2012Publication date: January 24, 2013Applicant: FUJITSU LIMITEDInventor: FUJITSU LIMITED
-
Publication number: 20130019041Abstract: The present disclosure describes systems and methods for arbitrating between a plurality of devices competing for a system resource. Operations of the system and method may include, but are not limited to: initializing two or more previous grant request states; generating an access grant signal according to the two or more requests for access to the shared resource, two or more token states and the two or more previous grant request states; and generating an access grant signal according to the two or more requests for access to the shared resource, two or more token states and the two or more previous grant request states.Type: ApplicationFiled: July 12, 2011Publication date: January 17, 2013Applicant: LSI CorporationInventors: Laurence E. Bays, Ballori Banerjee, James F. Vomero
-
Patent number: 8356129Abstract: There is provided a request arbitration apparatus for arbitrating a plurality of request holding sections which hold requests having priorities when the requests are output from the plurality of request holding sections to the output device. The request arbitration apparatus includes: a setting section that sets the request holding section, which holds the highest priority request among all the requests held by the plurality of request holding sections, as a highest priority request holding section; and a control section that controls the highest priority request holding section so that the request held first among all the requests held by the highest priority request holding section is output to the output device.Type: GrantFiled: August 26, 2009Date of Patent: January 15, 2013Assignee: Seiko Epson CorporationInventor: Ryuichi Tsuji
-
Publication number: 20130013835Abstract: A multicore processor system includes a processor configured to detect any among a switching process and an assignment process of applications in a multicore processor; acquire upon detecting any among the switching process and the assignment process, a priority level concerning execution of each application assigned to each core of the multicore processor and number of accesses of a shared resource shared by the multicore processor; determine an access ratio of an application whose priority level is highest to each of application remaining after excluding the application whose priority level is highest, among the assigned applications, by comparing the number of accesses by each remaining application and the number of accesses by the application whose priority level is highest; notify an arbiter circuit of the determined access ratios; and arbitrate using the arbiter circuit, the access of the shared resource by the multicore processor, based on the access ratios.Type: ApplicationFiled: September 13, 2012Publication date: January 10, 2013Applicant: FUJITSU LIMITEDInventors: Koji KURIHARA, Koichiro Yamashita, Kiyoshi Miyazaki, Hitoshi Ikeda
-
Patent number: 8347011Abstract: A system, method and apparatus for prioritizing transactions is disclosed. I/O devices may generate transactions with a stream identifier. A transaction classifier may assign a priority to a transaction based upon a stream identifier of the transaction. An arbiter may select a transaction for processing based upon priorities assigned to the transaction.Type: GrantFiled: October 27, 2011Date of Patent: January 1, 2013Assignee: Intel CorporationInventors: William T. Futral, Kenneth C. Creta, Sujoy Sen, Gregory D. Cummings, Sivakumar Radhakrishnan
-
Patent number: 8345704Abstract: Aspects of a method and system for multi-radio coexistence and a collaborative interface may include exchanging information between a plurality of radio transceivers integrated within a single device to enable coexistence, and coordinating sharing of transmit and receive resources between the plurality of radio transceivers by controlling access to the transmit and receive resources, where any one of the plurality of radio transceivers may be enabled to be selected to control the access based on the exchanged information. Selecting one of the radio transceivers for the controlling of the access band may be based on processing capability or priority of communication. The resources may comprise frequency bands, time slots, and antenna access. The information may be exchanged via a serial bus between the plurality of radio transceivers, where the serial bus may conform to an I2C (I-square-C) multi-master serial bus. Each of the radio transceivers may conform to one or more radio frequency technology.Type: GrantFiled: December 5, 2007Date of Patent: January 1, 2013Assignee: Broadcom CorporationInventors: Prasanna Desai, Brima Ibrahim, John Walley, Gang Lu
-
Publication number: 20120317322Abstract: Multiprocessor systems often share access to a centralized memory and experience conflicting access requests. An arbitration unit mediates priorities of requestor preferably ensuring both priority and fairness. In this invention upon an access conflict the arbitrator grants access to one requestor having the highest priority level and stalls other conflicting requestors. If plural requestors have the same priority level, the arbiter grants access to one and stalls the others. The arbiter then adjusts the priority levels of the requestors. The priority of the requestor granted access is decreased by the number of stalled requestors. The stalled requestors have their priority levels increased by one. The arbitration decision is thus based on the stall history and the caused stall history of each requestor.Type: ApplicationFiled: August 16, 2011Publication date: December 13, 2012Applicant: TEXAS INSTRUMENTS INCORPORATEDInventors: Kai Chirca, Timothy D. Anderson
-
Publication number: 20120311214Abstract: An arbitration circuit and an arbitration method thereof are provided to arbitrate requests from a plurality of data processing devices for access to a shared resource. The arbitration method has steps of generating a first data stream for respectively identifying whether the data processing devices are currently serviced, generating a second data stream for identifying whether the data processing devices issue any request for access the shared resource, and performing AND operations on the first and second data streams in parallel to generate a third data stream that is used for determining which of the requests may be granted. Because the requests are processed in parallel, the arbitration time can be reduced.Type: ApplicationFiled: October 17, 2011Publication date: December 6, 2012Applicant: NOVATEK MICROELECTRONICS CORP.Inventor: Ming-Chieh Lin
-
Patent number: 8325643Abstract: The invention pertains to a method for determining a sequence of access (300) to a communications network (100) by a plurality of nodes (101, 102, 103, 5 104, 107) of said communications network (100) in the context of the broadcasting of a data content by a transmitter node (101) to a set of receiver nodes (103, 107, 104, 102), at least one receiver node (102, 104) having to receive said content by means of another receiver node (103, 107), called a relay receiver node.Type: GrantFiled: June 12, 2008Date of Patent: December 4, 2012Assignee: Canon Kabushiki KaishaInventors: Lionel Tocze, Patrice Nezou, Alain Caillerie, Pascal Lagrange, Julien Sevin-Renault
-
Patent number: 8321872Abstract: Hardware resources sharing for a computer system running software tasks. A controller stores records including a mutex ID tag and a waiter flag in a cache. Lock and unlock registers are readable by the controller and loadable by the tasks with a mutex ID specifying a hardware resource. The controller monitors whether the lock register for loading with a mutex ID, and then determines whether it corresponds with the tag of a record in the cache. If so, it sets the record's waiter flag. If not, it adds a record having a tag corresponding with the mutex ID. The controller also monitors whether the unlock register for loading with a mutex ID, and then determines whether it corresponds with the tag of a record in the cache. If so, it determines whether that record's waiter flag is set and, if so, it clears that record from the cache.Type: GrantFiled: August 1, 2006Date of Patent: November 27, 2012Assignee: Nvidia CorporationInventor: James R. Terrell, II
-
Publication number: 20120290755Abstract: A queuing requester for access to a memory system. Transaction requests received from two or more requestors access to the memory system. Each transaction request includes an associated priority value. A request queue is formed in the queuing requester. Each transaction request includes an associated priority value. A highest priority value of all pending transaction requests within the request queue is determined. An elevated priority value is selected when the highest priority value is higher than the priority value of an oldest transaction request in the request queue; otherwise the priority value of the oldest transaction request is selected. The oldest transaction request in the request queue with the selected priority value is then provided to the memory system. An arbitration contest with other requesters for access to the memory system uses the selected priority value.Type: ApplicationFiled: September 12, 2011Publication date: November 15, 2012Inventors: Abhijeet Ashok Chachad, Raguram Damodaran, Ramakrishnan Venkatasubramanian, Joseph Raymond Michael Zbiciak
-
Publication number: 20120290756Abstract: Management of access to shared resources within a system comprising a plurality of requesters and a plurality of target resources is provided. A separate arbitration point is associated with each target resource. An access priority value is assigned to each requester. An arbitration contest is performed for access to a first target resource by requests from two or more of the requesters using a first arbitration point associated with the first target resource to determine a winning requester. The request from the winning requester is forwarded to a second target resource. A second arbitration contest is performed for access to the second target resource by the forwarded request from the winning requester and requests from one or more of the plurality of requesters using a second arbitration point associated with the second target resource.Type: ApplicationFiled: September 20, 2011Publication date: November 15, 2012Inventors: Raguram Damodaran, Abhijeet Ashok Chachad, Dheera Balasubramanian, Roger Kyle Castille, David Quintin Bell
-
Patent number: 8307139Abstract: A communication system including a resource and an arbiter. The resource is shared among a plurality of requestors such that, at any given time, only one of the plurality of requestors has access to the resource. The arbiter is configured to receive a request from each of the plurality of requestors to access the resource, in which each request has a priority level associated with the request. The arbiter is further configured to age each request at a different rate relative to that associated with another request, and grant each requestor access to the resource based on i) the priority level and/or ii) the age of the request corresponding to the requestor.Type: GrantFiled: October 17, 2011Date of Patent: November 6, 2012Assignee: Marvell International Ltd.Inventor: Bhaskar Chowdhuri
-
Patent number: 8296489Abstract: A priority control device comprises a clock generator for generating a clock signal, a time interval generating unit having a plurality of signal routes and each of the signal routes has a different signal passing time respectively, and a logic control unit coupled to the outputs of the signal routes. The time interval generating unit determines the timing of receiving input signals according to the clock signal. The logic control unit receives the output signals of the signal routes for generating the control signals.Type: GrantFiled: December 18, 2007Date of Patent: October 23, 2012Assignee: MStar Semiconductor, Inc.Inventor: Chien Chuan Wang
-
Patent number: 8275916Abstract: A system for processing routing according to priorities of logical interfaces is provided. The system includes a priority setting unit for setting priorities of a plurality of logical interfaces set in a physical interface, and a priority scheduler for determining a priority of a respective logical interface from an input frame, and for outputting the input frame to a driver queue of the physical interface when the input frame is output from a logical interface having the highest priority. Traffic burstiness caused by queuing can be reduced in a network routing system employing at least one logical interface.Type: GrantFiled: January 22, 2009Date of Patent: September 25, 2012Assignee: Samsung Electronics Co., Ltd.Inventor: Byoung-Chul Kim
-
Patent number: 8276149Abstract: Method, apparatus and system embodiments to assign priority to a thread when the thread is otherwise unable to proceed with instruction retirement. For at least one embodiment, the thread is one of a plurality of active threads in a multiprocessor system that includes memory livelock breaker logic and/or starvation avoidance logic. Other embodiments are also described and claimed.Type: GrantFiled: May 19, 2010Date of Patent: September 25, 2012Assignee: Intel CorporationInventors: David W. Burns, K. S. Venkatraman
-
Patent number: 8266389Abstract: A hierarchical memory request stream arbitration technique merges coherent memory request streams from multiple memory request sources and arbitrates the merged coherent memory request stream with requests from a non-coherent memory request stream. In at least one embodiment of the invention, a method of generating a merged memory request stream from a plurality of memory request streams includes merging coherent memory requests into a first serial memory request stream. The method includes selecting, by a memory controller circuit, a memory request for placement in the merged memory request stream from at least the first serial memory request stream and a merged non-coherent request stream. The merged non-coherent memory request stream is at least partially based on an indicator of a previous memory request selected for placement in the merged memory request stream.Type: GrantFiled: April 29, 2009Date of Patent: September 11, 2012Assignees: Advanced Micro Devices, Inc., ATI Technologies ULCInventors: Guhan Krishnan, Antonio Asaro, Don Cherepacha, Thomas R. Kunjan, Joerg Winkler, Ralf Flemming, Maurice B. Steinman, Jonathan Owen, John Kalamatianos
-
Patent number: 8260993Abstract: An apparatus for performing arbitration increases the fairness of arbitrations, decreases system latency, increases system throughput, and is suitable for use in more complex systems. According to an exemplary embodiment, the apparatus includes a generator for generating a plurality of arbitration numbers corresponding to a plurality of agents, and circuitry for selecting one of the agents to access a resource shared by the agents based on the arbitration numbers. At least one of the arbitration numbers includes a plurality of fields corresponding to a plurality of parameters.Type: GrantFiled: June 27, 2006Date of Patent: September 4, 2012Assignee: Thomson LicensingInventors: Shuyou Chen, Thomas Edward Horlander
-
Patent number: 8250253Abstract: Techniques for generating information identifying a next direct memory access (DMA) task to be serviced. In an embodiment, arbitration logic provides a sequence of masking logic to determine, according to a hierarchy of rules, a next task to be serviced by a DMA engine. In certain embodiments, masking logic includes logic to mask information representing pending tasks to be serviced, the masking based on identification of a channel as being a suspended channel and/or a victim channel.Type: GrantFiled: June 23, 2010Date of Patent: August 21, 2012Assignee: Intel CorporationInventors: Joon Teik Hor, Suryaprasad Kareenahalli
-
Patent number: 8244944Abstract: A wireless network device including an antenna, a first communication module, and a second communication module. The first communication module is configured to transmit or receive packets of data in accordance with a first communication standard, and the second communication module is configured to transmit or receive packets of data in accordance with a second communication standard. The wireless network device further includes an arbitration module configured to grant access of each of the first communication module and the second communication module to the antenna so that the first communication module and the second communication module can respectively transmit or receive data packets in accordance with the first communication protocol and the second communication protocol.Type: GrantFiled: May 24, 2011Date of Patent: August 14, 2012Assignee: Marvell International Ltd.Inventors: Gladys Yuen Yan Wong, Timothy J. Donovan, Timothy Li, Ken Yeung
-
Patent number: 8209689Abstract: A method and apparatus for avoiding live-lock during transaction execution is herein described. Counting logic is utilized to track successfully committed transactions for each processing element. When a data conflict is detected between transactions on multiple processing elements, priority is provided to the processing element with the lower counting logic value. Furthermore, if the values are the same, then the processing element with the lower identification value is given priority, i.e. allowed to continue while the other transaction is aborted. To avoid live-lock between processing elements that both have predetermined counting logic values, such as maximum counting values, when one processing element reaches the predetermined counting value all counters are reset. In addition, a failure at maximum value (FMV) counter may be provided to count a number of aborts of a transaction when counting logic is at a maximum value.Type: GrantFiled: September 12, 2007Date of Patent: June 26, 2012Assignee: Intel CorporationInventors: Shlomo Raikin, Shay Gueron, Gad Sheaffer
-
Patent number: 8205026Abstract: A system, method and apparatus for prioritizing transactions is disclosed. I/O devices may generate transactions with a stream identifier. A transaction classifier may assign a priority to a transaction based upon a stream identifier of the transaction. An arbiter may select a transaction for processing based upon priorities assigned to the transaction.Type: GrantFiled: August 23, 2011Date of Patent: June 19, 2012Assignee: Intel CorporationInventors: William T. Futral, Kenneth C. Creta, Sujoy Sen, Gregory D. Cummings, Sivakumar Radhakrishnan
-
Patent number: 8190804Abstract: Various methods and apparatus are described for a memory scheduler. The memory scheduler has a pipelined arbiter to determine which request will access the target memory core. Pipelining occurs in stages within the arbiter over a period of more than one clock cycle. The pipelined arbiter uses two or more weighting factors affecting an arbitration decision that are processed in parallel. A predictive scheduler in the memory scheduler uses data from a previous cycle to make the arbitration decision about a request during a current clock cycle in which the arbitration decision is made in order to increase overall system efficiency of requests being serviced in the integrated circuit.Type: GrantFiled: March 12, 2009Date of Patent: May 29, 2012Assignee: Sonics, Inc.Inventors: Krishnan Srinivasan, Drew E. Wingard
-
Patent number: 8180942Abstract: An arbitration device receives a plurality of requests from a plurality of circuits, and grants access to one of the plurality of circuits. The arbitration device includes a sorter and an arbitrator. The sorter receives position information of an image signal including a plurality of image layers, and determines an access priority including a first group and a second group according to the position information. The arbitrator receives the access priority and at least one of the plurality of requests, and grants the access to one of the plurality of circuits according to the access priority and the at least one of the plurality of requests. In addition, each of the plurality of circuits generates data for each of the image layers correspondingly.Type: GrantFiled: January 23, 2009Date of Patent: May 15, 2012Assignee: Realtek Semiconductor Corp.Inventor: Yi-Chou Chen
-
Patent number: 8176259Abstract: A system comprises a first node that employs a source broadcast protocol to initiate a transaction. The first node employs a forward progress protocol to resolve the transaction if the source broadcast protocol cannot provide a deterministic resolution of the transaction.Type: GrantFiled: January 20, 2004Date of Patent: May 8, 2012Assignee: Hewlett-Packard Development Company, L.P.Inventors: Stephen R. Van Doren, Gregory Edward Tierney, Simon C. Steely, Jr.
-
Patent number: 8171187Abstract: A system having memory access capabilities, the system includes: (i) a dynamic voltage and frequency scaling (DVFS) controller, adapted to determine a level of a voltage supply supplied to a first memory access requester and a frequency of a clock signal provided to the first memory access requester and to generate a DVFS indication that is indicative of the determination; (ii) a hardware access request determination module, adapted to determine a priority of memory access request issued by the first memory access requester in response to the DVFS indication; and (iii) a direct memory access arbitrator, adapted to arbitrate between memory access requests issued by the first memory access requester and another memory access requester in response to priorities associated with the memory access requests.Type: GrantFiled: July 25, 2008Date of Patent: May 1, 2012Assignee: Freescale Semiconductor, Inc.Inventors: Anton Rozen, Roman Mostinski, Michael Priel, Leonid Smolyansky
-
Publication number: 20120096204Abstract: A mechanism is provide for formally verifying random priority-based arbiters. A determination is made as to whether a random priority-based arbiter is blocking one of a set of output ports or a set of input ports. Responsive to the first predetermined time period expiring before the processor determines whether the random priority-based arbiter is blocking, a determination is made as to whether the random priority-based arbiter is blocking one of the set of output ports or the set of input ports within a second predetermined time period using the random seed and at least one of property strengthening or underapproximation. Responsive to the processor determining that the random priority-based arbiter satisfies a non-blocking specification such that not one of the set of output ports or the set of input ports is blocked within the second predetermined time period, the random priority-based arbiter is validated as satisfying the non-blocking specification.Type: ApplicationFiled: October 18, 2010Publication date: April 19, 2012Applicant: International Business Machines CorporationInventors: Gadiel Auerbach, Fady Copty, David J. Levitt, Viresh Paruthi
-
Publication number: 20120079155Abstract: A shared memory system having multiple banks is coupled to a set of requesters. Separate arbitration and control logic is provided for each bank, such that each bank can be accessed individually. The separate arbitration logics individually arbitrate transaction requests targeted to each bank of the memory. Access is granted to each bank on each access cycle to a highest priority request for each bank, such that more than one transaction request may be granted access to the memory on a same access cycle. A wide transaction request that has a transaction width that is wider than a width of one bank is divided into a plurality of divided requests.Type: ApplicationFiled: September 21, 2011Publication date: March 29, 2012Inventors: Raguram Damodaran, Naveen Bhoria
-
Publication number: 20120072631Abstract: An arbiter is provided for arbitrating for access to a shared resource by a plurality of requesters and by a background requester in a processing system. A priority value is assigned to each of the plurality of requestors. A multilayer arbitration contest is performed to resolve each conflict in transaction requests to the shared resource, however, a requester of the plurality of requesters having a highest priority value does not always win an arbitration contest. An arbitration contest will be overridden whenever the background requester initiates a transaction request, such that the background requester always wins the overridden arbitration contest. The shared resource is accessed by the winner of each arbitration contest.Type: ApplicationFiled: August 18, 2011Publication date: March 22, 2012Inventors: Kai Chirca, Timothy D. Anderson, Amitabh Menon
-
Patent number: 8140728Abstract: A data packet arbitration system for routing data transfers from a plurality of clients to a data transmission line is described. The system includes multiple arbitration stages for transferring data from the plurality of clients to the data transmission line. Data transfers are routed through the system based on arbitration logic that prioritizes by function in a primary arbitration stage and by client in a subsequent arbitration stage.Type: GrantFiled: April 4, 2011Date of Patent: March 20, 2012Assignee: EMC CorporationInventor: Almir Davis
-
Publication number: 20120059962Abstract: In one embodiment, the present invention includes a method for selecting a requester to service during an arbitration round, and updating counters associated with the selected requester including a command unit counter and a data unit counter, determining if the counters are in compliance with corresponding threshold values, and if so granting a transaction for the selected requester, and otherwise denying the transaction. Other embodiments are described and claimed.Type: ApplicationFiled: September 8, 2010Publication date: March 8, 2012Inventor: Siaw Kang Lai
-
Patent number: 8127063Abstract: A distributed process control equipment ownership arbitration system and method for arbitrating equipment ownership conflicts are disclosed. Individual control modules representing various process control entities within a process control system define a plurality of lists or queues for storing equipment arbitration information. Requests by one process control entity to acquire ownership over another process control entity are represented by an arbitration token that represents the ownership relationship sought by the acquiring process control entity. Copies of the arbitration token are communicated between the respective control modules and stored in the various arbitration queues defined by the control modules, depending on the status of the acquisition request.Type: GrantFiled: January 20, 2009Date of Patent: February 28, 2012Assignee: Fisher-Rosemount Systems, Inc.Inventors: Godfrey Roland Sherriff, Gary Keith Law
-
Publication number: 20120047299Abstract: A data transfer device controls data transfer performed through a bus capable of separately processing a request and a response. The data transfer device include a plurality of access control units that produce a data transfer process according to the request; and an arbitration unit that performs arbitration between the requests issued by the plurality of access control units so as to determine a request to be accepted among those requests. The arbitration unit sets an arbitration prohibited period in which the arbitration is prohibited for a designated period and accepts only the request issued by a designated access control unit among the plurality of access control units during the arbitration prohibited period.Type: ApplicationFiled: August 17, 2011Publication date: February 23, 2012Applicant: Ricoh Company, LimitedInventor: Fumihiro Sasaki
-
Publication number: 20120042106Abstract: A system, method and apparatus for prioritizing transactions is disclosed. I/O devices may generate transactions with a stream identifier. A transaction classifier may assign a priority to a transaction based upon a stream identifier of the transaction. An arbiter may select a transaction for processing based upon priorities assigned to the transaction.Type: ApplicationFiled: October 27, 2011Publication date: February 16, 2012Inventors: William T. Futral, Kenneth C. Creta, Sujoy Sen, Gregory D. Cummings, Sivakumar Radhakrishnan
-
Patent number: 8106915Abstract: A display control circuit capable of performing arbitration with the use of a simple configuration. The display control circuit exchanges, with a plurality of masters, attribute information defining conditions for displaying video on a display, and includes a memory for storing the attribute information, a plurality of channels associated with the respective masters for accepting, from the masters, access requests to access the memory, and an arbitration controller configured by hardware. The arbitration controller arbitrates the access requests accepted via the respective channels and permits a selected one of the access requests to access the memory.Type: GrantFiled: May 12, 2008Date of Patent: January 31, 2012Assignee: Fujitsu Semiconductor LimitedInventors: Shintarou Kawano, Kazutoshi Tanimoto, Hiroaki Morimoto