Access Prioritizing Patents (Class 710/244)
-
Patent number: 8099539Abstract: A method, system and apparatus of shared bus architecture are disclosed. In one embodiment, a method controlling set of multiplexers using an arbiter circuit per transaction, selecting one of a memory clock and a host clock based on an arbitration status, driving a final output on an interface to provide glitchless switching of an interface signal, connecting the interface signal to a tri-state buffer, and setting the direction of a data and address bus based on the connection of the interface signal to the tri-state buffer. The method may include applying a fair arbitration policy to ensure that none of the devices coupled to the interface signal and application threads running on processor requiring data from different devices are starved.Type: GrantFiled: March 10, 2008Date of Patent: January 17, 2012Assignee: LSI CorporationInventors: Rajendra Sadanand Marulkar, Gurvinder Pal Singh
-
Patent number: 8095744Abstract: The memory access device includes: a plurality of command division sections provided for a plurality of masters; a plurality of inter-master arbitration sections provided for a plurality of banks; and a memory control section. Each of the command division sections divides a command issued by the corresponding master into a plurality of micro-commands when the access region of the command is over two or more banks among the plurality of banks, each of the micro-commands being a command accessing only one of the two or more banks, and gives each of the micro-commands to an inter-master arbitration section corresponding to the bank including the access region of the micro-command. Each of the inter-master arbitration sections arbitrates micro-commands given from the command division sections to select one. The memory control section selects one of a plurality of micro-commands selected by the inter-master arbitration sections to perform memory access.Type: GrantFiled: November 7, 2008Date of Patent: January 10, 2012Assignee: Panasonic CorporationInventors: Isao Kawamoto, Yoshiharu Watanabe
-
Publication number: 20110320659Abstract: An apparatus for controlling access to a resource includes a shared pipeline configured to communicate with the resource, a plurality of command queues configured to form instructions for the shared pipeline and an arbiter coupled between the shared pipeline and the plurality of command queues configured to grant access to the shared pipeline to a one of the plurality of command queues based on a first priority scheme in a first operating mode. The apparatus also includes interface logic coupled to the arbiter and configured to determine that contention for access to the resource exists among the plurality of command queues and to cause the arbiter to grant access to the shared pipeline based on a second priority scheme in second operating mode.Type: ApplicationFiled: June 23, 2010Publication date: December 29, 2011Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Ekaterina M. Ambroladze, Deanna Postles Dunn Berger, Diana Lynn Orf, Robert J. Sonnelitter, III
-
Publication number: 20110320645Abstract: Techniques for generating information identifying a next direct memory access (DMA) task to be serviced. In an embodiment, arbitration logic provides a sequence of masking logic to determine, according to a hierarchy of rules, a next task to be serviced by a DMA engine. In certain embodiments, masking logic includes logic to mask information representing pending tasks to be serviced, the masking based on identification of a channel as being a suspended channel and/or a victim channel.Type: ApplicationFiled: June 23, 2010Publication date: December 29, 2011Inventors: Joon Teik Hor, Suryaprasad Kareenahalli
-
Patent number: 8086776Abstract: In an information-processing apparatus including a plurality of modules and a first arbiter which arbitrates bus-access requests of the plurality of modules, at least one of the plurality of modules includes a plurality of submodules and a second arbiter which arbitrates bus-access requests of the plurality of submodules and transmits at least one of the bus-access requests of the plurality of submodules to the first arbiter. The first arbiter gives priority to the module which transmits many bus-access requests, or the module which made a previous bus access, and limits the number of consecutive accesses made by the same module, so as to control the priority of accessing the bus by the plurality of modules. The second arbiter controls priority of accessing the bus by the plurality of submodules according to the free state of a buffer of each submodule, or the access type, whereby the bus-access requests made by the plurality of modules can be arbitrated, thus increasing bus-use efficiency.Type: GrantFiled: March 17, 2006Date of Patent: December 27, 2011Assignee: Canon Kabushiki KaishaInventor: Hisashi Ishikawa
-
Patent number: 8078781Abstract: A device having priority update capabilities and a method for updating priorities, the method includes: receiving a request to update to a requested priority, priorities of transaction requests stored within a first sequence of pipeline stages that precede an arbiter; updating a priority level of a transaction request stored in the first sequence to the requested priority if the transaction request is priority upgradeable and if the requested priority is higher that a current priority of the transaction request; and arbitrating between transaction requests in response to priority attributes associated with the transaction requests.Type: GrantFiled: August 23, 2006Date of Patent: December 13, 2011Assignee: Freescale Semiconductor, Inc.Inventors: Ori Goren, Yaron Netanel, Aviel Livay, Gil Moran, Yossy Neeman
-
Publication number: 20110296078Abstract: Techniques are provided which may be implemented in various methods and/or apparatuses that to provide a memory pool interface capability to interface with a plurality of shared processes/engines and/or a virtual buffer interface associated there with.Type: ApplicationFiled: October 1, 2010Publication date: December 1, 2011Applicant: QUALCOMM IncorporatedInventors: Raheel Khan, Min Wu
-
Patent number: 8065458Abstract: An information processing apparatus configured to control communications of a plurality of devices via a common communication channel on the basis of predetermined priority levels of the devices includes a changing unit configured to change the priority level of a predetermined device, which is one of the plurality of devices, having a first priority level to a second priority level for a predetermined amount of time and a controlling unit configured to control the length of the predetermined amount of time.Type: GrantFiled: April 17, 2007Date of Patent: November 22, 2011Assignee: Sony CorporationInventors: Yoshito Nagao, Takeshi Shimoyama
-
Patent number: 8065460Abstract: A method of determining request transmission priority subject to request content and transmitting request subject to such request transmission priority in application of Fieldbus communication framework in which the communication device determines whether the received requests have the priority subject to the respective content, and also determines whether there is any logical operation condition established, and then the communication device transmits the received external requests to the connected slave device as an ordinary request or priority request, preventing the slave device from receiving an important external request sent by the main control end or manager at a late time.Type: GrantFiled: April 23, 2010Date of Patent: November 22, 2011Assignee: Moxa Inc.Inventors: Bo-Er Wei, You-Shih Chen
-
Patent number: 8065459Abstract: A plurality of data processing tasks with processing elements (10) that contend for a resource (18). Execution of each task comprising executing a series of instructions. During execution indications are measured of the speed of progress of executing the instructions for respective ones of the tasks. Requests to access the resource (18) for different ones of the tasks are arbitrated, a priority for judging arbitration being assigned to each task based on the measured indication of the speed of progress of the task. At least over a part of a range of possible speed of progress values increasingly higher priority is assigned in case of increasingly lower indication of the speed of progress.Type: GrantFiled: May 14, 2007Date of Patent: November 22, 2011Assignee: NXP B.V.Inventor: Marco J. G. Bekooij
-
Patent number: 8055817Abstract: Computer program products and methods for efficient handling of queued-direct input/output (QDIO) requests and completions at an adapter in communication with an I/O device are provided. A method includes accessing a queue with one or more storage block address lists (SBALs), where each SBAL includes a plurality of storage block address list entries (SBALEs) and is associated with an SLSB. The method further includes reading an SBAL count in one of the SBALEs, where the SBAL count indicates a number of the SBALs forming an I/O request to the I/O device. In response to determining that the SBAL count is greater than one, a number of the SBALs from the queue and associated SLSBs equivalent to the SBAL count are prefetched without waiting for a notification of completion of each of the SBALs forming the I/O request, and states of the associated SLSBs transition from adapter-owned to program-owned.Type: GrantFiled: October 30, 2009Date of Patent: November 8, 2011Assignee: International Business Machines CorporationInventors: Raymond Higgs, George P. Kuch, Bruce H. Ratcliff, Gustav E. Sittmann, III, Jerry W. Stevens
-
Patent number: 8041870Abstract: An arbiter in a communication system including a plurality of request shapers in communication with a plurality of requestors. Each request shaper is configured to receive a request for access to a resource of the communication system, initially assign a priority level to the request upon receipt of the request, increase an age of the request, after increasing the age of the request, compare the age of the request to a delta period value associated with the respective requestor, and repeatedly increase the priority level of the request based on the comparison. Each of the plurality of requestors has a corresponding delta period value that is different from that of other ones of the plurality of requestors. An arbiter core is configured to grant one of the plurality of requestors access to the resource based on the priority level of each request and the age of each request.Type: GrantFiled: April 13, 2010Date of Patent: October 18, 2011Assignee: Marvell International Ltd.Inventor: Bhaskar Chowdhuri
-
Patent number: 8037261Abstract: A closed-loop system for dynamically distributing memory bandwidth between real-time components and non-real-time components is provided. Specifically, the present invention includes monitors for measuring a performance of each of the real-time components. Based on the measured performance, closed-loop feedback loop is communicated to a unified memory system. The feedback is used by the memory controls within the unified memory system to efficiently and dynamically distribute memory bandwidth between the real-time and the non-real-time components.Type: GrantFiled: June 12, 2002Date of Patent: October 11, 2011Assignee: International Business Machines CorporationInventors: Steven B. Herndon, David A. Hrusecky
-
Publication number: 20110246688Abstract: Embodiments of the invention describe arbitrating requests received from a plurality of agents for memory. Each memory request may indicate a priority level of the memory request and a size of the memory to be accessed. Said requests may be stored in a queue. Arbitration logic, coupled to the plurality of agents and the queue, may receive said memory requests and determine which requests to send to the queue based, at least in part, on the priority of each request and the size of the memory to be accessed by each memory request.Type: ApplicationFiled: April 1, 2010Publication date: October 6, 2011Inventors: IRWIN VAZ, ROHIT NATARAJAN, ALOK MATHUR, SURI MEDAPATI
-
Publication number: 20110238877Abstract: An integrated circuit device (100) comprising a first plurality of components (102-112), a second plurality of buses (114-124, 140, 142) for transmitting transaction requests from said components (102-112) to a resource (138) shared by said components (102-112) and a third plurality of arbiters (132-136) arranged in at least two levels of arbitration. Each transaction request has attached priority value that is used by the arbiters to determine which of the components should be granted access to the resource (138).Type: ApplicationFiled: November 23, 2009Publication date: September 29, 2011Applicant: Telefonaktiebolaget LM Ericsson (publ)Inventor: Rowan Nigel Naylor
-
Patent number: 8027346Abstract: A method and system schedule data for dequeuing in a communication network. The communication network includes an eligible scheduling node, a scheduling context structure, and an existence of data structure. In response to determining that an eligible scheduling node does not contain at least one child identifier in the scheduling context structure, an eligible child is selected for dequeue from the existence of data structure. At least one eligible child from the existence of data structure is absorbed into the scheduling context structure. The at least one eligible child includes the child selected for dequeue. Absorbing a child includes removing the child identifier from the existence of data queue and adding the child identifier to the scheduling context structure.Type: GrantFiled: May 29, 2008Date of Patent: September 27, 2011Assignee: Avaya Inc.Inventors: Bradley D. Venables, David G. Stuart
-
Patent number: 8006017Abstract: A system, method and apparatus for prioritizing transactions is disclosed. I/O devices may generate transactions with a stream identifier. A transaction classifier may assign a priority to a transaction based upon a stream identifier of the transaction. An arbiter may select a transaction for processing based upon priorities assigned to the transaction.Type: GrantFiled: December 21, 2004Date of Patent: August 23, 2011Assignee: Intel CorporationInventors: William T. Futral, Kenneth C. Creta, Sujoy Sen, Gregory D. Cummings, Sivakumar Radhakrishnan
-
Patent number: 8000275Abstract: A method of enabling at least one application (22) stored in a radiocommunications terminal (10) to access functions of said terminal (10), the terminal (10) being suitable for enabling data to be exchanged in both directions in application of a data standard implementing a transfer channel that conveys so-called “AT” commands, the terminal (10) including an AT command manager (15), the method being characterized in that access from the stored application (22) to the terminal (10) takes place by exchanging AT commands via the AT command manager (15).Type: GrantFiled: November 15, 2002Date of Patent: August 16, 2011Assignee: Imerj, Ltd.Inventor: Stéphane Mourareau
-
Patent number: 7996592Abstract: A cross bar multipath resource controller system and method permit multiple processors in a computer system to access various resource of the computer system, such as memory or peripherals, with zero blocking access. In particular, each processor has its own bus so that the processors can each independently access different resources in the computer system simultaneously.Type: GrantFiled: May 2, 2001Date of Patent: August 9, 2011Assignee: NVIDIA CorporationInventors: Jason Seung-Min Kim, Robert Alan Bignell
-
Publication number: 20110138092Abstract: Provided is a hierarchical arbitration device wherein an arbitration device at each level of the hierarchy selects a resource use request having the highest priority and a resource use request having the second highest priority, outputting these two resource use requests to the arbitration device that is one level higher. After outputting the memory use request having the highest priority to a resource control unit as the top priority resource use request, when the arbitration device at the highest level of the hierarchy receives a signal from the memory control unit indicating receipt of the resource use request, the arbitration device then selects the resource use request having the second highest priority and outputs this resource request as the next top priority resource use request.Type: ApplicationFiled: June 4, 2010Publication date: June 9, 2011Inventors: Takashi Morimoto, Yoshiharu Watanabe, Takashi Yamada, Takashi Hashimoto, Koji Asai
-
Patent number: 7958295Abstract: A method and apparatus are provided for finding the maxima and minima from a set of inputs data. Given a master set K[0 . . . N?1] of N keys, the current invention can pre-compute a comparison matrix, find the maximum key KMAX or minimum key KMIN from the master set K[0 . . . N?1] and indicate the key position index PMAX of the maximum key or PMIN of the minimum key. Given a subset S[0 . . . M?1] of M keys where the subset S[0 . . . M?1] belongs to the master set K[0 . . . N?1], the current invention can also find the maximum key SMAX or minimum key SMIN from the subset S[0 . . . M?1] and indicate the reference key position index PMAX of the maxima SMAX or PMIN of the minima SMIN in the master set K[0 . . . N?1]. The current invention can also find a specific rank of key (example 5th largest key or 6th smallest key) and return the reference key index position in the master set K[0 . . . N?1].Type: GrantFiled: March 27, 2006Date of Patent: June 7, 2011Assignee: PMC-Sierra US, Inc.Inventors: Heng Liao, Kuan Hua Tan
-
Publication number: 20110131385Abstract: Requests from a plurality of different agents (10) are passed to a request handler via a request concentrator. In front of the request concentrator the requests are queued in a plurality of queues (12). A first one of the agents is configured to issue a priority changing command with a defined position relative to pending requests issued by the first one of the agents (10) to the first one of the queues (12). An arbiter (16), makes successive selections selecting queues (12) from which the request concentrator (14) will pass requests to the request handler (18), based on relative priorities assigned to the queues (12). The arbiter (16) responds to the priority changing command by changing the priority of the first one of the queues (12), selectively for a duration while the pending requests up to the defined position are in the first one of the queues (12). Different queues may be provided for read and write requests from the first one of the agents.Type: ApplicationFiled: July 27, 2009Publication date: June 2, 2011Inventors: Tomas Henriksson, Elisabeth Francisca Maria Steffens
-
Publication number: 20110131360Abstract: Described embodiments provide a media controller for processing one or more data transfer requests received from at least one host device. The media controller includes a buffer to receive data of a data transfer request from a communication link and a command parser to generate one or more contexts corresponding to the data transfer request. The one or more contexts are stored in the buffer. At least one queue of the media controller includes a regular context queue for queuing regular-priority contexts, and a high-priority context queue for queuing high-priority contexts. A context manager coordinates processing of regular-priority contexts and high-priority contexts of the at least one queue based on context boundaries, wherein, when a context is processed at a context boundary, data corresponding to the processed context is data is transferred between the communication link and at least one of the buffer and the at least one storage media.Type: ApplicationFiled: November 23, 2010Publication date: June 2, 2011Inventors: David R. Noeldner, Michael Bratvold, Paul H. Smith
-
Patent number: 7949812Abstract: A wireless network device includes a first communication module to communicate with at least one of first devices and a second communication module to communicate with at least one of second devices. An arbitration module receives a request for communication from the first communication module, detects when the second communication module is communicating in a locked mode, and denies request for communication from the first communication module when the second communication module is communicating in the locked mode. Transmission or reception of a packet in the locked mode is not interrupted to avoid loss of the packet. The arbitration module grants the request for communication from the first communication module when the second communication module is communicating in the locked mode and when granting the request for communication from the first communication module does not require stopping the second communication module from communicating in the locked mode.Type: GrantFiled: August 26, 2008Date of Patent: May 24, 2011Assignee: Marvell International Ltd.Inventors: Gladys Yuen Yan Wong, Timothy J. Donovan, Timothy Li, Ken Yeung
-
Patent number: 7950014Abstract: Aspects of the subject matter described herein relate to detecting the ready state of a user interface element. In aspects, a synchronization object is created to indicate when a user interface element is ready. Data is then loaded into the user interface element. After the data is loaded, an indication is made via the synchronization object that the user interface element is ready. After this occurs, a thread waiting on the synchronization object may interact with the user interface element with confidence that the user interface element is ready.Type: GrantFiled: June 1, 2007Date of Patent: May 24, 2011Assignee: Microsoft CorporationInventor: Ronald R. Martinsen
-
Patent number: 7934035Abstract: A system for executing applications designed to run on a single SMP computer on an easily scalable network of computers, while providing each application with computing resources, including processing power, memory and others that exceed the resources available on any single computer. A server agent program, a grid switch apparatus and a grid controller apparatus are included. Methods for creating processes and resources, and for accessing resources transparently across multiple servers are also provided.Type: GrantFiled: April 24, 2008Date of Patent: April 26, 2011Assignee: Computer Associates Think, Inc.Inventors: Vladimir Miloushev, Peter Nickolov, Becky L. Hester, Borislav S. Marinov
-
Publication number: 20110093644Abstract: Embodiments of a distributed memory controller system implemented on a single integrated circuit device are described. In one embodiment, a memory controller that provides an interconnection circuit between a first plurality of memory devices to a second plurality of memory clients includes a ring bus to route at least one of the memory request and data return signals between the memory clients and the memory devices. The ring bus is configured in a ring topography that is distributed across a portion of an integrated circuit device, resulting in a reduction in the maximum wiring density at the center of memory controller. The ring bus structure also reduces the overall number of interconnections as well as the number of storage elements, thus reducing the total area used by the memory controller.Type: ApplicationFiled: November 11, 2010Publication date: April 21, 2011Inventors: Warren F. Kruger, Patrick Law, Alexander Miretsky
-
Patent number: 7930456Abstract: A data packet arbitration system for routing data transfers from a plurality of clients to a data transmission line is described. The system includes multiple arbitration stages for transferring data from the plurality of clients to the data transmission line. Data transfers are routed through the system based on arbitration logic that prioritizes by function in a primary arbitration stage and by client in a subsequent arbitration stage.Type: GrantFiled: December 23, 2006Date of Patent: April 19, 2011Assignee: EMC CorporationInventor: Almir Davis
-
Patent number: 7917908Abstract: In an ordered semaphore management system a pending state allows threads not competing for a locked semaphore to bypass one or more threads waiting for the same locked semaphore. The number of pending levels determines the number of consecutive threads vying for the same locked semaphore which can be bypassed. When more than one level is provided the pending levels are prioritized in the queued order.Type: GrantFiled: June 12, 2008Date of Patent: March 29, 2011Assignee: International Business Machines CorporationInventors: Steven Kenneth Jenkins, Ross Boyd Leavens, Robert Brian Likovich, Jr., Wesley Erich Queen, Michael Steven Siegel
-
Publication number: 20110072177Abstract: The invention sets forth a crossbar unit that includes multiple virtual channels, each virtual channel being a logical flow of data within the crossbar unit. Arbitration logic coupled to source client subsystems is configured to select a virtual channel for transmitting a data request or a data packet to a destination client subsystem based on the type of the source client subsystem and/or the type of data request. Higher priority traffic is transmitted over virtual channels that are configured to transmit data without causing deadlocks and/or stalls. Lower priority traffic is transmitted over virtual channels that can be stalled.Type: ApplicationFiled: August 31, 2010Publication date: March 24, 2011Inventors: David B. Glasco, Dane T. Mrazek, Samuel H. Duncan, Patrick R. Marchand, Ravi Kiran Manyam, Yin Fung Tang, John H. Edmondson
-
Publication number: 20110072179Abstract: A switch fabric includes input links, output links, and at least one switching element. The input links are configured to receive data items that include destination addresses. At least some of the data items have different priority levels. The output links are configured to output the data items. Each of the output links is assigned multiple ones of the destination addresses. Each of the destination addresses corresponds to one of the priority levels. The switching element(s) is/are configured to receive the data items from the input links and send the data items to ones of the output links without regard to the priority levels of the data items.Type: ApplicationFiled: November 24, 2010Publication date: March 24, 2011Applicant: JUNIPER NETWORKS, INC.Inventors: Philippe LACROUTE, Matthew A. TUCKER
-
Publication number: 20110072178Abstract: A data processing apparatus and method for setting priority levels for transactions is provided. The data processing apparatus has a shared resource for processing transactions, and at least one master device for issuing the transactions to the shared resource. The at least one master device provides a plurality of sources of the transactions, and each of the transactions has a priority level associated therewith. Arbitration circuitry is used to apply an arbitration policy to select a transaction from amongst multiple transactions issued to the shared resource, the arbitration policy using the priority level associated with each of the multiple transactions when performing the selection.Type: ApplicationFiled: September 15, 2010Publication date: March 24, 2011Applicant: ARM LimitedInventor: Timothy Charles Mace
-
Patent number: 7913016Abstract: A method of determining request transmission priority subject to request source and transmitting request subject to such request transmission priority in application of Fieldbus communication framework in which the communication device determines whether the received requests have the priority subject to the respective source and also determines whether there is any logical operation condition established, and then the communication device transmits the received external requests to the connected slave device as an ordinary request or priority request, preventing the slave device from receiving an important external request sent by the main control end or manager at a late time.Type: GrantFiled: March 18, 2007Date of Patent: March 22, 2011Assignee: Moxa, Inc.Inventors: Bo-Er Wei, You-Shih Chen
-
Patent number: 7913014Abstract: The present invention relates to a data processing system is provided which comprises at least one first processing unit (CPU), at least one second processing unit (PU), at least one memory module (MEM), and an interconnect. The memory module (MEM) serves to store data from said at least one first and second processing unit (CPU, PU). The interconnecting means couples the memory module (MEM) to the first and second processing units (CPU, PU). In addition, an arbitration unit (AU) is provided for performing the arbitration to the memory module (MEM) of the first and second processing units (CPU, PU). The arbitration is performed on a time window basis. A first access time during which the second processing unit (PU) has accessed the memory module and a second access time which is still required by the second processing unit (PU) to complete its processing are monitored during a predefined time window by the arbitration unit (AU).Type: GrantFiled: September 19, 2005Date of Patent: March 22, 2011Assignee: NXP B.V.Inventor: Akshaye Sama
-
Patent number: 7908434Abstract: A cache managing unit creates a list of elements corresponding to each data block arranged based on a priority of writing data blocks to a magnetic disk apparatus, and when a group of elements corresponding to data blocks to be written to the same magnetic disk apparatus exists, provides a link connecting elements at both ends of the group. A write control unit searches, upon selecting a data block for writing, elements belonging to the list in descending order of priority, and if a link is set at an element corresponding to a data block to be written to a magnetic disk that cannot perform a writing, follows the link to search a subsequent element.Type: GrantFiled: October 31, 2006Date of Patent: March 15, 2011Assignee: Fujitsu LimitedInventors: Akihito Kobayashi, Katsuhiko Nagashima, Hidenori Yamada
-
Patent number: 7908416Abstract: An effective bus arbitration unit is described in which it is possible to reduce, as much as possible, the waiting time until a bus master obtain bus ownership and improve the rate of operating the bus while improving the throughput of data transfer. A bus master issues a size signal (for example, signal “CDSZ”) indicative of the size of data to be read or written. A state machine 155 grants bus ownership to the bus master for the bus cycles corresponding to the size signal in order to enable the bus master to successively read or write data. Arbitration is performed once for every series of bus cycles corresponding to the size requested by the bus master. Since the size signal is issued by the bus master as a size signal indicative of the necessary and sufficient size for data transmission, the state machine 155 can set an optimal number of bus cycles.Type: GrantFiled: May 27, 2005Date of Patent: March 15, 2011Assignee: SSD Company LimitedInventors: Shuhei Kato, Koichi Sano, Koichi Usami
-
Patent number: 7904626Abstract: There is provided a technique which reduces an average processing time of low-priority accesses with suppressing an average delay increase of a high-priority access processing even in a case where high-priority access request and a low-request access request are simultaneously generated to a shared access processing unit and high-priority accesses are continuously generated. And, there is provided an access arbitration equipment comprising: an issued access request retention unit; a first interval determination circuit; and a second interval determination circuit. In a case where the first interval determination circuit determines that an interval is generated between an issued access processing and a most prior access processing and a second interval determination circuit determines that no interval is generated between the issued access processing and a second-prior access request, the priority order of the most prior access request and the second-prior access request is changed.Type: GrantFiled: June 5, 2008Date of Patent: March 8, 2011Assignee: Renesas Electronics CorporationInventors: Teppei Hirotsu, Kotaro Shimamura, Teruaki Sakata, Noboru Sugihara
-
Publication number: 20110055444Abstract: The present application relates to a method for resource controlling comprising controlling the processing of requests of a first category having a first priority. The method comprises controlling the processing of requests of a second category having a second priority, wherein the first priority is set such that processing the requests of the first category has priority over processing the requests of the second category. The method comprises blocking requests of the first category by a mechanism that detects when a predefined condition regarding the service provided to the second category is met.Type: ApplicationFiled: November 9, 2009Publication date: March 3, 2011Inventors: Tomas Henriksson, Elisabeth Francisca Maria Steffens
-
Patent number: 7890686Abstract: A system and method for fair dynamic priority conflict resolution in a multi-processor computer system having shared resources wherein each multi-processor seeking access to said shared resource possesses a common priority level. In the occurrence of a priority tie or when a single port is active, a typical dynamic conflict resolution scheme is altered to ensure fair resolution of the conflict or tie. Upon determination that a priority conflict tie exists, one of the processor elements is selected based on a predetermined priority level. The identity of the selected processor element and the configuration of the conflict priority tie is stored. Upon a subsequent conflict priority tie having the same configuration as a previous priority conflict tie, the processor elements selected in previous ties are prevented from being selected in subsequent priority conflict ties until all of the processor elements in a particular priority tie configuration have been selected.Type: GrantFiled: October 17, 2005Date of Patent: February 15, 2011Assignee: SRC Computers, Inc.Inventor: Bryan Conner
-
Patent number: 7890708Abstract: Uncontested priority is provided to out-of-order data transfers over in-order data transfers on a data bus shared by a plurality of memory requesters. By always granting priority to out-of-order transfers such as deferred read data transfers over in-order transfers such as write and/or cache-to-cache data transfers, it is assured that no newer command or transaction ever negatively affects the latency of an older command or transaction.Type: GrantFiled: February 12, 2008Date of Patent: February 15, 2011Assignee: International Business Machines CorporationInventors: Wayne Melvin Barrett, Brian T. Vanderpool
-
Patent number: 7890706Abstract: In a system including multiple-slice processors and memories, a synchronization unit with race avoidance capability includes a delegated write engine that receives data and memory address information from the processors and writes data to the memory as a delegate for the processors.Type: GrantFiled: November 16, 2004Date of Patent: February 15, 2011Assignee: Hewlett-Packard Development Company, L.P.Inventors: David J. Garcia, Michael Knowles, Tom A. Heynemann, Jeffrey A. Sprouse
-
Patent number: 7882293Abstract: A processor core 4 is provided with an interrupt controller 22 which serves to set an interrupt mask bit F and a hardware control when an interrupt fiq occurs. A masking control signal NMI serves to either allow or prevent the software clearing of the interrupt mask bit F.Type: GrantFiled: July 9, 2004Date of Patent: February 1, 2011Assignee: ARM LimitedInventors: Andrew Burdass, David James Seal
-
Patent number: 7882292Abstract: An arbiter decides to grant access from multiple clients to a shared resource (e.g. memory) using efficiency and/or urgency terms. Urgency for a client may be determined based on an “in-band” request identifier transmitted from the client to the resource along with the request, and an “out-of-band” request identifier that is buffered by the client. A difference between the out-of-band request identifier and the in-band request identifier indicates the location of the request in the client buffer. A small difference indicates that the request is near the end of the buffer (high urgency), and a large difference indicates that the request is far back in the buffer (low urgency). Efficiency terms include metrics on resource overhead, such as time needed to switch between reading/writing data from/to memory via a shared memory bus, or bank management overhead such as time for switching between DRAM banks.Type: GrantFiled: August 31, 2009Date of Patent: February 1, 2011Assignee: NVIDIA CorporationInventors: James M. Van Dyke, Brian D. Hutsell
-
Patent number: 7873153Abstract: Tasks for managing a network can be displayed in a priority task list. Tasks can be selected for inclusion based on rules, such as rules relating to best practices. The rules can be applied against network status, usage status, user profiles, and the like. Upon selection of a user interface element in the priority task list, an appropriate user interface for accomplishing the task can be displayed.Type: GrantFiled: March 29, 2006Date of Patent: January 18, 2011Assignee: Microsoft CorporationInventors: Mai-lan Tomsen Bukovec, Eric B. Watson, Gary James Purchase
-
Patent number: 7870346Abstract: An embedded disk controller (“controller”) having a servo controller is provided. The controller also includes a servo controller interface with a speed matching module and a pipeline control module such that at least two processors share memory mapped registers without conflicts. The processors operate at different frequencies, while the servo-controller and the servo controller interface operate in same or different frequency domains. The pipeline control module resolves conflict between the first and second processor transaction. The speed matching module ensures communication without inserting wait states in a servo controller interface clock domain for write access to the servo controller and there is no read conflicts between the first and second processor. The controller also includes a hardware mechanism for indivisible register acess to the first or second processor. The hardware mechanisim includes a hard semaphore and/or soft semaphore.Type: GrantFiled: March 9, 2004Date of Patent: January 11, 2011Assignee: Marvell International Ltd.Inventors: Larry L. Byers, David M. Purdham, Michael R. Spaur
-
Publication number: 20110004714Abstract: A device for generating a priority value of a processor in a multiprocessor apparatus, the device comprising a counter, an interface for receiving signals from an arbiter, wherein the signals indicate decision of the arbiter about granting or denying access to a common resource in said multiprocessor apparatus. The counter is adapted to change its value in response to said signal and the changes of the counter go in opposite directions depending on the type of signal received from the arbiter. The device is also adapted to send the modified value of the counter as a new priority value to the arbiter.Type: ApplicationFiled: December 8, 2008Publication date: January 6, 2011Inventor: Rowan Nigel Naylor
-
Patent number: 7865914Abstract: Loading and unloading a plurality of libraries on a computing device having a loader lock and internal and external counts for each library in the plurality of libraries is disclosed. The libraries assume an initialize state, followed by an initialized state, a pending unload state, and an unload state according to when the internal and external counts are incremented and decremented. When in the pending unload state, the functions of a library that include functions that require acquiring the loader lock exit, the internal count is decremented by one, and the loader lock is released. Prior to entering the pending unload state, a library may be placed into a reloadable state. A library in the reloadable state may be reloaded upon request until a timer times out. When the timer times out, the library in the reloadable state transitions into the pending unload state.Type: GrantFiled: March 29, 2007Date of Patent: January 4, 2011Assignee: Microsoft CorporationInventors: Kenneth M. Jung, Arun Kishan, Neill M. Clift, Dragos C. Sambotin
-
Patent number: 7865647Abstract: Resource requests are allocated by storing resource requests in a queue slots in a queue. A token is associated with one of the queue slots. During an arbitration cycle, the queue slot with the token is given the priority to the resource. If the queue slot with the token does not include a request, a different queue slot having the highest static priority and including a request is given access to the resource. The token is advanced to a different queue slot after one or more arbitration cycles. Requests are assigned to the highest priority queue slot, to random or arbitrarily selected queue slots, or based on the source and/or type of the request. One or more queue slots may be received for specific sources or types of requests. Resources include processor access, bus access, cache or system memory interface access, and internal or external interface access.Type: GrantFiled: December 27, 2006Date of Patent: January 4, 2011Assignee: MIPS Technologies, Inc.Inventor: Rojit Jacob
-
Patent number: 7849345Abstract: A computer system for writing data to a memory is disclosed. The memory controller in the computer system comprises a system clock, which is generated by the memory controller. A first register captures the lower data word based on the rising edge of the system clock. A second register, coupled to the first register, captures the output of the first register based on the rising edge of the system clock. A third register, captures the upper data word based on the falling edge of the system clock. A forth register, coupled to the third register, captures the output of the third register based on the falling edge of the system clock. A first multiplexer is coupled to a forth register and a second register. A delay element, coupled to the system clock and a first multiplexer, adjusts the phase of the system clock. A second multiplexer, coupled to the system clock, generates a data strobe.Type: GrantFiled: October 26, 2007Date of Patent: December 7, 2010Assignee: Marvell International Ltd.Inventors: Jitendra Kumar Swarnkar, Jie Du, Vincent Wong
-
Patent number: 7849277Abstract: A bank controller, an information processing device, an imaging device, and a control method are provided which enable improved data communication processing between FIFO memories of processing blocks and a synchronous DRAM. An arbiter determines the order of priorities in data communication performed between FIFO memories and associated banks. A precharge period detecting block detects the states of precharge of the banks. A register stores data required to determine the order of priorities (data indicating whether the banks are in a precharge period, data indicating whether data communication request signals are presented). This enables the arbiter to exclude FIFO memories that are associated with banks that are not allowed to perform data communication. Efficient data communication is thus implemented between the FIFO memories and the synchronous DRAM.Type: GrantFiled: January 22, 2007Date of Patent: December 7, 2010Assignee: MegaChips CorporationInventor: Takashi Matsutani